

1 Jeffrey E. Ostrow (CSB No. 213118)
2 SIMPSON THACHER & BARTLETT LLP
2550 Hanover Street
3 Palo Alto, California 94304
3 Telephone: (650) 251-5000
4 Facsimile: (650) 251-5002

4 Henry B. Gutman (admitted *pro hac vice*)
5 SIMPSON THACHER & BARTLETT LLP
425 Lexington Avenue
6 New York, New York 10017
6 Telephone: (212) 455-2000
7 Facsimile: (212) 455-2502
7 Attorneys for Plaintiff/Counterdefendant
8 3COM CORPORATION

9 AKIN GUMP STRAUSS HAUER & FELD LLP
10 YITAI HU (California Admission Pending)
10 ELIZABETH H. RADER (CSB No. 184963)
11 SEAN P. DEBRUINE (CSB No. 168071)
11 MING-TAO YANG (CSB No. 221295)
12 1950 University Avenue, Suite 505
12 East Palo Alto, CA 94303
12 Telephone: (415) 795-9500
13 Facsimile: (415)765-9501
13 Email: erader@akingump.com

14 Attorneys for Defendant/Counterplaintiff
15 REALTEK SEMICONDUCTOR COPORATION

16 Steven H. Morrissett (State Bar No. 073424)
16 FINNEGAN, HENDERSON, FARABOW,
17 GARRETT & DUNNER, L.L.P.
17 Stanford Research Park
18 3300 Hillview Avenue
18 Palo Alto, California 94304-1203
19 Telephone: (650) 849-6600
19 Facsimile: (650) 849-6666

20 Of Counsel:

21 E. Robert Yoches, *Pro hac vice*
21 Timothy J. May, Esq.
22 Elizabeth A Niemeyer, *Pro hac vice*
22 FINNEGAN, HENDERSON, FARABOW,
23 GARRETT & DUNNER, L.L.P.
23 901 New York Avenue, NW
24 Washington, DC 20001
24 Telephone: (202) 408-4000
25 Facsimile: (202) 408-4400

26 Attorneys for Defendant/Counterplaintiff
26 D-LINK SYSTEMS INC. (Case No. Cv-03-2177-VRW)

27

28

1 David M. Barkan (CSB No. 160825/barkan@fr.com)
2 FISH & RICHARDSON P.C.
3 500 Arguello St., Suite 500
Redwood City, CA 94063
Telephone: (650) 839-5070
Facsimile: (650) 839-5071

4 Joseph V. Colaianni (Admitted pro hac vice/colaianni@fr.com)
5 Ralph A. Phillips (Admitted pro hac vice/phillips@fr.com)
FISH & RICHARDSON P.C.
6 1425 K Street, N.W., Suite 1100
Washington D.C., 20005
Telephone: (202) 783-5070
7 Facsimile: (202) 783-2331

8 Attorneys for Defendant/Counterplaintiff
D-LINK SYSTEMS, INC. (Case No. Cv-05-00098-VRW)
9

10 **UNITED STATES DISTRICT COURT**
11 **NORTHERN DISTRICT OF CALIFORNIA**
12 **SAN FRANCISCO DIVISION**

13 3COM CORPORATION, Case No. Cv-03-2177-VRW
14 Plaintiff/Counterdefendant,
15 v.
16 D-LINK SYSTEMS INC.,
17 and
18 REALTEK SEMICONDUCTOR
CORPORATION
19 Defendants/Counterplaintiffs.
20

**AMENDED FINAL JOINT CLAIM
CONSTRUCTION AND PRE-
HEARING STATEMENT**

22 3COM CORPORATION, Case No. Cv-05-00098-VRW
23 Plaintiff/Counterdefendant,
24 v.
25 D-LINK SYSTEMS INC.,
26 Defendant/Counterplaintiff.
27

**AMENDED FINAL JOINT CLAIM
CONSTRUCTION AND PRE-
HEARING STATEMENT**

1
2
3 Plaintiff/Counterdefendant 3Com Corporation and Defendants/Counterplaintiffs
4 Realtek Semiconductor Corporation and D-Link Systems Inc., by and through respective counsel,
5 hereby respectfully submit the following Amended Final Joint Claim Construction and Pre-
6 Hearing Statement pursuant the Court's Standing Order 3.1.
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

Table of Contents

		Page
1	I.	1
2	PATENT L.R. 4-3(b): DISPUTED CLAIM TERMS, PHRASES AND CLAUSES	1
3	A. Claim Terms not Asserted by Parties as Subject to Construction According to	
4	35 U.S.C. § 112 ¶ 6.....	1
5	1. U.S. Pat. No. 5,307,459	1
6	2. U.S. Pat. No. 5,434,872	12
7	3. U.S. Pat. No. 5,732,094	19
8	4. U.S. Pat. No. 6,327,625	28
9	5. U.S. Pat. No. 6,526,446	31
10	6. U.S. Pat. No. 6,570,884	37
11	B. Claim Elements in Dispute as to Whether 35 U.S.C. § 112 ¶ 6 Applies	46
12	II. PATENT L.R. 4-3(c): TIME FOR CLAIM CONSTRUCTION HEARING	54
13	III. PATENT L.R. 4-3(d): WITNESSES AT CLAIM CONSTRUCTION HEARING	54
14	IV. PATENT L.R. 4-3(e): OTHER ISSUES FOR PRE-CLAIM CONSTRUCTION	
15	HEARING CONFERENCE	55
16		
17		
18		
19		
20		
21		
22		
23		
24		
25		
26		
27		
28		

I. **PATENT L.R. 4-3(b): DISPUTED CLAIM TERMS, PHRASES AND CLAUSES**

Pursuant to Patent L.R. 4-3(b), the parties identify the following claim terms, phrases, or clauses on which they disagree, and submit these terms for construction by the Court:

A. Claim Terms not Asserted by Parties as Subject to Construction According to 35 U.S.C. § 112 ¶ 6

1. U.S. Pat. No. 5,307,459

7	Claim language (disputed terms in bold)	3Com's proposed construction and supporting evidence	Realtek's proposed construction and supporting evidence
8	"alterable storage location"	PROPOSED CONSTRUCTION: storage location whose value is changeable	PROPOSED CONSTRUCTION: storage location whose value is dynamically changeable
9	found in claim numbers:	<u>DICTIONARY/TREATISE DEFINITIONS:</u> <u>alter:</u> <u>The American Heritage Dictionary of the English Language</u> (4th ed. 2000): v. tr. To change or make different; modify: altered my will. intr. To change or become different.	<u>INTRINSIC EVIDENCE:</u>
10	'459 patent: 1		'459 patent at 42:17-25 ("The above indication signals are further optimized by allowing the host processor to dynamically tune the timing of the indication signals. The host processor has write access to the threshold registers and <i>may alter the threshold values in the threshold registers based on posted status information by the network adapter</i> . The posted status information will <i>allow the host processor to determine whether it is responding too early or too late to an interrupt generated by the indications.</i> ")
11			
12			
13		<u>INTRINSIC EVIDENCE:</u> <u>Claims:</u> <u>see, e.g.,</u> claim 5 (depending from claim 1, claim 5 claiming posting status information which may be used by the host processor as feedback); claim 1; claim 7, claim 22; claim 23; claim 34; claim 35; claim 40; claim 41; claim 44; claim 45; claim 50; claim 51; claim 52; claim 53; <u>Specification:</u> <u>see, e.g.,</u> fig. 2, 14-24; col. 2:47-50 ("The threshold logic includes a counter coupled to the buffer memory for counting the data transfer to or from the buffer memory, and an alterable storage location containing a threshold value."); 3:8-14 ("According to another aspect of the present invention, the network interface logic includes control means for generating an interrupt signal to the host processor responsive to the indication signal. The control means also posts status information which may be used by the host processor as feedback for optimizing the threshold value in the alterable storage location."); <u>see also</u> col. 2:50-54; col. 3:18-25; col. 3:37-56; col. 3:67-4:2; col. 4:7-11; col. 6:32-33; col. 6:38-59; col. 23:56-59; col. 29:64-67; col. 30:45-48; col. 31:7-24; col. 42:19-22; Col. 1: 46-51; Col. 1: 63-66; Col. 2: 46-54; Col. 2: 30-35; Col. 2: 23-27; Col. 6: 9-59; Col. 41:44-55; Col. 3:11-14; Col. 42:17-25; Col. 6: 9-59; Col. 42:17-25; <u>see also</u> Prosecution History: Notice of	'459 patent at 6:31-59 ("Threshold logic 10 contains an alterable storage location 10a which contains a threshold value. This threshold value represents the amount of a data frame which will be transferred into or out of buffer 9 before an early indication signal will be generated which may cause host interface logic 8 to send an interrupt to host processor 5. . . .")
14			
15			
16			
17			
18			
19			
20			
21			
22			
23			
24			
25			
26			
27			
28			

1	Claim language (disputed terms in bold)	3Com's proposed construction and supporting evidence	Realtek's proposed construction and supporting evidence
2		Allowability, Oct. 14, 1993, pp. 2-3.	transfer of a data frame. Alternatively, if host processor 5 responds to the network adapter 3 after a complete data frame has already been transferred, host processor 5 may then increase the threshold value in alterable storage location 10a enabling the threshold logic to generate an indication signal at an earlier time in the next transfer of a data frame.”)
3		<u>EXTRINSIC EVIDENCE:</u>	
4		U.S. Patent Nos. 5,434,872; 5,732,094; 6,327,625; 6,526,446; and 6,570,884.	
5		3Com reserves the right to rely on any testimony or exhibit therein made or introduced during the course of any deposition.	
6		3Com reserves the right to cite to any evidence cited by any party and reserves the right to rely on any document or statement made by any party under the Patent Local Rules.	‘459 patent at 3: 11-14 (“The control means also posts status information which may be used by the host processor as feedback for optimizing the threshold value in the alterable storage location.”)
7			
8			
9			
10		3Com's expert, Dr. Michael Mitzenmacher may provide an expert report or other form of testimony regarding the technology to which this term relates and how a person having ordinary skill in the art in the field of networking technology would understand this term. 3Com reserves the right to rely on testimony by any expert in this action.	‘459 patent at 41: 44-55 (“Therefore, the present invention reduces host processor interrupt latency by generating early indications of data frame transfers. These early indications then may be used to generate an early interrupt to the host processor before the data frame is transferred which allows the host processor to save its current environment during a data frame transfer. . . .”)
11			
12			
13			
14			
15			‘459 patent at 31:7-24: (“3. Determine the latency delta.
16			
17			
18			
19			
20			
21			
22			
23			If the current interrupt and the previous interrupt occurred on the same side of the event (both early or both late), then the latency delta is doubled (multiplied by 2). If the current interrupt occurred on the opposite side of the event (early versus late), then the delta is reset to 1 and has its sign changed. For example, if the current delta is plus 64, then the new delta will be minus 1; if the current delta is negative 32, then the new delta will be plus 1. This assures that if the algorithm overshoots the mark, it will stop and begin to accelerate in the opposite direction.
24			4. Update threshold value.
25			Finally, <i>the latency delta is added to the contents of the alterable storage location containing the threshold value</i> . The algorithm then returns to step 2.
26			
27			The above algorithm may be used for tuning of other threshold logic embodiments which follow.”)
28			

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28	Claim language (disputed terms in bold)	3Com's proposed construction and supporting evidence	Realtek's proposed construction and supporting evidence
			<p>‘459 patent at 42:17-25: (“The above indication signals are further optimized by allowing the host processor to dynamically tune the timing of the indication signals. The host processor <i>has write access to the threshold registers and may alter the threshold values in the threshold registers based on posted status information</i> by the network adapter. The posted status information will allow the host processor to determine whether it is responding too early or too late to an interrupt generated by the indications.”)</p> <p><u>See also</u> Prosecution History: Notice of Allowability, Oct. 14, 1993</p> <p><u>DICTIONARY/TREATISE DEFINITIONS:</u></p> <p><u>Webster's Ninth New Collegiate Dictionary</u> (Ninth Edition, 1988)</p> <p>Alter: 1: to make different without changing into something else 2: CASTRATE SPAY ~ vi: to become different <u>syn</u> see CHANGE; alterable – adj.</p> <p>Realtek reserves the right to rely on any statement made by any party under the Patent Local Rules.</p>
	“ buffer ” or “ buffer memory ”	<p><u>PROPOSED CONSTRUCTION:</u> A memory for temporary storage of data.</p> <p><u>DICTIONARY/TREATISE DEFINITIONS:</u> buffer: <u>The American Heritage Dictionary of the English Language</u> (4th ed. 2000): A device or area used to store data temporarily; <u>see also Dictionary of Computing</u> (3d ed. 1990): A temporary memory for data, normally used to accommodate the difference in the rate at which two devices can handle data during a transfer; <u>Dictionary of Computing</u> (1st ed. 1983): A temporary memory for data, normally used to accommodate the difference in the rate at which two devices can handle data during a transfer. The buffer may be built into a peripheral device, such as a printer or disk drive, or may be part of the system's main memory; <u>IBM Dictionary of Computing</u> (10th ed. 1993): 1. A routine or storage used to compensate for a difference in rate of flow of data, or time of occurrence of events, when transferring data from</p>	<p><u>PROPOSED CONSTRUCTION:</u> A memory that (1) stores frame data such that the frame data can be retrieved independently of the order in which the frame data were stored and the frame data can always be retained and reused; and (2) is not a first-in-first-out (FIFO) system.</p> <p><u>INTRINSIC EVIDENCE:</u></p> <p>‘872 patent at 1:47-54; ‘094 patent at 1:44-50 (“<i>Transmit data buffers are to be distinguished from first-in-first-out FIFO systems, in which the sending system downloads data of a frame into the FIFO, while the network adapter unloads the FIFO during a transmission. The data in FIFOs cannot be retained and reused by the media access control functions, or by the host, like data in transmit data buffers.</i>”)</p> <p>‘872 patent at 1:65-2:2; ‘094 patent at 1:60-65 (“Furthermore, the prior art systems which use transmit data buffers require the host or sending system to manage the transmit data</p>

<i>Claim language (disputed terms in bold)</i>	<i>3Com's proposed construction and supporting evidence</i>	<i>Realtek's proposed construction and supporting evidence</i>
	<p>one device to another. 4. A portion of storage used to hold input or output data temporarily; <u>Microsoft Computer Dictionary</u> (5th ed. 2002): A region of memory reserved for use as an intermediate repository in which data is temporarily held while waiting to be transferred between two locations or devices; <u>Webster's New World Computer Dictionary</u> (10th ed. 2003): A unit of memory given the task of holding information temporarily, especially while waiting for slower components to catch up; <u>memory</u>: <u>The American Heritage Dictionary of the English Language</u> (4th ed. 2000): Computer Science. a. A unit of a computer that preserves data for retrieval. b. Capacity for storing information: two gigabytes of memory; <u>Dictionary of Computing</u> (1st ed. 1983): A device or medium that can retain information for subsequent retrieval. The term is synonymous with storage and store, although it is most frequently used for referring to the internal storage of a computer that can be directly addressed by operating instructions.</p> <p><u>INTRINSIC EVIDENCE</u>: <u>Claims</u>: <u>see, e.g.</u>, claim 6; (“the buffer memory comprises a buffer independent of the host address space”); <u>see also</u> claim 1; claim 2; claim 3; claim 4; claim 11; claim 14; claim 16; claim 18; claim 20; claim 22; claim 24; claim 25; claim 30; claim 32; claim 34; claim 38; claim 39; claim 40; claim 42; claim 43; claim 44; claim 46; claim 47; claim 48; claim 49; claim 50; claim 52; <u>Specification</u>: <u>see, e.g.</u>, figs. 2, 6, 7, 9, 11-13 col. 2:38-41 (“The apparatus includes network interface logic for transferring the data frame between the network transceiver and a buffer memory for storing the data frame.”); <u>see also</u> col. 1:25-36; col. 1:39-45; col. 2:1-5; col. 2:41-43; col. 2:46-50; col. 2:55-3:7; col. 3:18-22; col. 3:44-46; col. 3:57-67; col. 4:38-48; col. 6:27-32; col. 6:34-38; col. 7:1-2; col. 7:16-20; col. 7:61-63; col. 10:18-25; col. 10:30-32; col. 10:37-40; col. 10:42-45; col. 10:48-51; col. 10:58-61; col. 10:66-68; col. 11:23-26; col. 11:29-36; col. 11:43-47; col. 11:49-52; col. 12:34-37; col. 12:47-49; col. 13:18-21; col. 13:34-41; col. 13:43-49; col.</p>	<p>buffer. A network interface controller transfers data from the host managed transmit data buffer using DMA techniques through a FIFO buffer in the interface controller and on to the network.”)</p> <p>’872 patent at 2:7-10; ’094 patent at 2:3-5 (“<i>It is desirable to provide the advantages of a transmit data buffer, while maintaining the communications throughput available from the simpler FIFO based systems.</i>”)</p> <p>’872 patent at 2:35-55; ’094 patent at 2:28-52 (“According to another aspect of the present invention, the transmit buffer includes a transmit descriptor ring, and a transmit data buffer. . . .”)</p> <p>’872 patent at 13:17-48; ’094 patent at 12:44-13:5 (“A. Transmit Data Buffer</p> <p>The transmit data buffer occupies 3K bytes as mentioned above. This region is divided into two 1.5K buffers. Only the data that are downloaded to the adapter via bus master transfers are stored in these buffers. The controller will use both the contents of the transmit data buffer and the immediate data portion of the transmit descriptors, when encapsulating a frame for transmission. . . . The transmit buffers are shared by the download DMA logic and the transmit DMA logic. The transmit DMA logic may switch from buffer 0 to buffer 1 and back again freely. The only restriction being the availability of transmit data as defined by the transmit start threshold register. . . .”)</p> <p>’872 patent, at 1:5-14 (“CROSS-REFERENCE TO RELATED APPLICATIONS</p> <p>The present application is related to copending U.S. patent application entitled NETWORK INTERFACE WITH HOST INDEPENDENT BUFFER MANAGEMENT, application Ser. No. 07/921,519, filed 28 Jul. 1992, now U.S. Pat. No. 5,299,313, which was owned at the time of invention and is currently owned by the same assignee.”)</p> <p>’459 patent, at 1:5-13 (“CROSS-REFERENCE TO RELATED APPLICATIONS</p> <p>The present application is related to copending</p>

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28	Claim language (disputed terms in bold)	3Com's proposed construction and supporting evidence	Realtek's proposed construction and supporting evidence
		<p>13:53-56; col. 13:58-68; col. 14:1-4; col. 14:6-21; col. 14:26-29; col. 14:34-40; col. 14:59-62; col. 15:67-16:8; col. 16:15-20; col. 16:34-37; col. 16:43-55; col. 16:61-62; col. 17:5-9; col. 17:41-47; col. 17:52-53; col. 17:55-59; col. 17:61-62; col. 18:4-7; col. 18:23-27; col. 18:30-34; col. 18:47-51; col. 18:62-66; col. 19:2-17; col. 19:19-26; col. 19:28-32; col. 19:49-51; col. 19:60-68; col. 20:16-22; col. 20:45-48; col. 20:55-58; col. 20:60-68; col. 21:1-3; col. 22:12-14; col. 23:60-64; col. 24:12-15; col. 24:28-30; col. 24:38-44; col. 24:56-59; col. 24:63-68; col. 25:12-19; col. 25:21-24; col. 25:35-41; col. 25:62-63; col. 26:1-3; col. 26:40-42; col. 26:65-67; col. 27:53-55; col. 28:4-6; col. 28:20-22; col. 33:26-33; col. 34:25-28; col. 38:14-17; <u>see also Prosecution History</u>: Notice of Allowability, Oct. 14, 1993, pp. 2-3.</p> <p><u>EXTRINSIC EVIDENCE:</u> See section I.A, <u>supra</u> (agreed upon definition for “buffer” in ‘884 patent).</p> <p><u>See also</u> U.S. Patent Nos. 5,434,872; 5,732,094; 6,327,625; 6,526,446; and 6,570,884.</p> <p>3Com reserves the right to rely on any testimony or exhibit therein made or introduced during the course of any deposition.</p> <p>3Com reserves the right to cite to any evidence cited by any party and reserves the right to rely on any document or statement made by any party under the Patent Local Rules.</p> <p>3Com's expert, Dr. Michael Mitzenmacher may provide an expert report or other form of testimony regarding the technology to which this term relates and how a person having ordinary skill in the art in the field of networking technology would understand this term. 3Com reserves the right to rely on testimony by any expert in this action.</p>	<p>U.S. patent application entitled NETWORK INTERFACE WITH HOST INDEPENDENT BUFFER MANAGEMENT, Ser. No. 07/921,519, filed Jul. 28, 1992, which was owned at the time of invention and is currently owned by the same assignee.”)</p> <p>‘459 patent, at 13:58-14:22 (“A. Transmit Data Buffer</p> <p>The transmit data buffer occupies 3K bytes as mentioned above. This region is divided into two 1.5K buffers. Only the data that are downloaded to the adapter via bus master transfers are stored in these buffers. The controller will use both the contents of the transmit data buffer and the immediate data portion of the transmit descriptors, when encapsulating a frame for transmission. . . . The transmit buffers are shared by the download DMA logic and the transmit DMA logic. The transmit DMA logic may switch from buffer 0 to buffer 1 and back again freely. The only restriction being the availability of transmit data as defined by the transmit start threshold register. The transmit DMA module switches from one buffer to the other whenever it has completed a transmission. The buffer switch occurs regardless of whether or not the transmission was successful and regardless of whether or not bus master download data were used in the preceding transmission. . . .”)</p> <p><u>DICTIONARY/TREATISE DEFINITIONS:</u></p> <p><u>The Network Interface Technical Guide, (First Edition, 1992)</u> Buffer: A temporary storage area in random access memory where the NIC or computer stores information (usually while transmitting or receiving network traffic).</p> <p>Realtek reserves the right to rely on any statement made by any party under the Patent Local Rules.</p> <p><u>PRIOR ART:</u></p> <p>Datesheet for “82596CA High-Performance 32-Bit Local Area Network Coprocessor,” November 1989, Intel Corp, pg. 2 (“Two large, independent FIFOs-128 bytes for Receive and 64 bytes for Transmit-tolerate long bus latencies and provide programmable</p>

1	Claim language (disputed terms in bold)	3Com's proposed construction and supporting evidence	Realtek's proposed construction and supporting evidence
2			thresholds that allow the user to optimize bus overhead for any worst-case bus latency.”)
3			Datasheet for “The SUPERNET 2 Family for FDDI”, October 1991, Advanced Micro Devices, Inc., pg. 2-37
4			(“The transmit FIFO (Figure 1) is a 36-bit by 9-word first-in-first-out register that temporarily stores data to be transmitted. In this way, continuity of data transmission is assured by providing a way to store a portion of the output data stream to compensate for delays involved in accessing the buffer memory.”)
5			
6			
7			
8			
9			1992 Local Area Network Databook Including Datasheet For DP83932B Systems-Oriented Network Interface Controller (SONIC), 1992, National Semiconductor Corp, pg.1-295:
10			(“The SONIC incorporates two independent 32-byte FIFOs for transferring data to/from the system interface and from/to the network. The FIFOs, providing temporary storage of data, free the host system from the real-time demands on the network.”)
11			
12			
13			
14			
15			Ethernet/IEEE-802.3 Family 1990 World Network Data Book/Handbook, Advanced Micro Devices, pg. 1-63,
16			(“FIFO Operations
17			The FIFO provides temporary buffer storage for data being transferred between the parallel bus I/O pins and serial bus I/O pins. The capacity of the FIFO is 48 bytes.
18			
19			Transmit
20			Data is loaded into the FIFO under internal micro-program control.
21			The FIFO must be more than 16 bytes empty before the ILACC requests the bus
22			(HOLD/BURREQ is asserted). The ILACC will start sending the preamble (if the line is idle) as soon as there is one byte loaded into the FIFO. Should the transmitter be required to back off, there will be up to 32 bytes of data in the FIFO ready for transmission. Reception has priority over transmission during the time that the transmitter is backing off.
23			
24			
25			
26			
27			Receive
28			Data is loaded into the FIFO from the serial input shift register during reception and leaves

<i>Claim language (disputed terms in bold)</i>	<i>3Com's proposed construction and supporting evidence</i>	<i>Realtek's proposed construction and supporting evidence</i>
		the FIFO under microprogram control. The ILACC microcode will wait until there are at least 16 bytes of data in the FIFO before initiating a DMA burst transfer. Preamble (including the synchronization bits) is not loaded into the FIFO.”)
<p>“indication signal” found in claim numbers: ‘459 patent: 1</p>	<p>PROPOSED CONSTRUCTION: A signal that indicates a subsequent action, such as an interrupt</p> <p>DICTIONARY/TREATISE DEFINITIONS: <u>indication</u>: <u>The American Heritage Dictionary of the English Language</u> (4th ed. 2000): Something that serves to indicate; a sign; <u>signal</u>: <u>The American Heritage Dictionary of the English Language</u> (4th ed. 2000): An indicator, such as a gesture or colored light, that serves as a means of communication. Electronics. An impulse or a fluctuating electric quantity, such as voltage, current, or electric field strength, whose variations represent coded information. The sound, image, or message transmitted or received in telegraphy, telephony, radio, television, or radar; <u>see also</u> <u>Dictionary of Computing</u> (1st ed. 1983): <u>Indicator</u>: A bit or bit configuration that may be inspected to determine a status or condition; <u>IBM Dictionary of Computing</u> (10th ed. 1993): <u>Indicator</u>: A device that gives a visual or other indication of the existence of a defined state; <u>Dictionary of Computing</u> (3d ed. 1990): <u>Indicator</u>: A bit or bit configuration that may be inspected to determine a status or condition.</p> <p>INTRINSIC EVIDENCE: <u>Claims</u>: <u>see, e.g.</u>, claim 12 (“the indication signal includes an early receive signal”); <u>see also</u> claim 1; claim 5; claim 13; claim 17; claim 19; claim 21; claim 22; claim 23; claim 31; claim 34; claim 35; claim 40; claim 41; claim 44; claim 45; claim 50; claim 51; claim 52; claim 53;</p> <p><u>Specification</u>: <u>see, e.g.</u>, col. 2:35-38 (“The apparatus is coupled between a network transceiver and a host system which includes a host processor and host memory.”); col. 2:52-54 (“The indication signal to the host is generated based on the comparison of the counter and the threshold value in the alterable storage location”); col. 3:7-11 (“According to</p>	<p>PROPOSED CONSTRUCTION: A signal that is not an interrupt but may be used by the host system to generate an interrupt.</p> <p>INTRINSIC EVIDENCE:</p> <p>‘459 patent, Abstract (“<i>Optimized indication signals of a completed data frame transfer are generated by a network adapter which reduces host processor interrupt latency</i>. . . . The network adapter further includes threshold logic where a threshold value in an alterable storage location is compared to a data transfer counter in order to generate an early indication signal. <i>The early indication signal may be used to generate an early interrupt signal to a host processor before a transfer of a data frame is completed. . . .</i>”)</p> <p>‘459 patent at 1:20-2:27 (“2. Description of Related Art</p> <p>Network adapters involved in the transfer of data frames between a communications network and a host computer system typically notify the host processor of the completion of a data frame transfer. In many circumstances, the host processor must take some action based on a completed transfer of a data frame. For example, if the network adapter has received a data frame, the host processor may need to view the data frame resident in the network adapter buffer memory before allowing transfer of the data frame to host memory or other host devices on the computer system bus. Moreover, if a determination is made that the data frame will be transferred to the host computer system, <i>the host processor may require notification of the completion of the transfer of the data frame</i> from the network adapter buffer memory to the host computer system.</p> <p>Likewise, with respect to the transmission path, the host processor may require notification on the completion of a data frame transfer. The host processor may require notification of the completion of a download of a data frame from a host system to the</p>

<i>Claim language (disputed terms in bold)</i>	<i>3Com's proposed construction and supporting evidence</i>	<i>Realtek's proposed construction and supporting evidence</i>
	<p>another aspect of the present invention, the network interface logic includes control means for generating an interrupt signal to the host processor responsive to the indication signal."); col. 3:33-4:12 ("According to yet another aspect of the present invention, the network adapter includes look-ahead threshold logic for generating an early receive indication signal during the receiving of the data frame. The data frame includes a header field followed by a data field. The look-ahead threshold logic includes an alterable storage location containing a look-ahead threshold value representing an amount of data relative to the beginning of the header field. A comparison between the look-ahead threshold value in the alterable storage location and the counter generates an early receive indication signal. View logic is also provided to present the data frame in the buffer memory to the host system prior to transferring to the host memory. Yet, according to another aspect of the present invention, the network adapter includes length-left threshold logic for generating a receive complete indication signal during the receiving of the data frame which includes a header field followed by a data field. The length-left threshold includes an alterable storage location containing a length-left threshold value representing an amount of data relative to the end of the data field. A comparison of the length-left threshold value in the alterable storage location and the counter generates an early receive indication signal. Also, error detection means is provided for checking the data field transferred from the network transceiver to the buffer memory which generates a receive frame status signal. According to another aspect of the present invention, the network adapter includes transfer threshold logic for generating a transfer complete indication signal during the transferring of the data frame from the network buffer memory to the host system. The network buffer memory being independent from the host address space. The transfer threshold logic includes an alterable storage location containing a transfer threshold value</p>	<p>network adapter buffer memory. In addition, a notification to the host processor on the completion of the transmission of a data frame from the network adapter buffer memory onto the communications network may be required.</p> <p><i>In prior art systems, such as the National Semiconductor DP83932B, a systems-oriented network interface controller (SONIC) and the Intel 82586 local area network co-processor, an interrupt is generated by the network adapter to the host processor on the completion of a data transfer. The host processor then must determine the cause of the interrupt by examining the appropriate network adapter status registers and take the appropriate action. However, before the host processor services the interrupt, the host processor must save its current environment or system parameters. This routine of saving the host processor's current environment may take as long as 30 .μs for a OS/2 operating system. The period of time necessary for saving the host processor's environment depends upon the type of host processor used, the host computer system configuration and when the interrupt /occurred.</i></p> <p><i>As can be seen, there is interrupt latency between when the network adapter has completed a transfer and when the host processor is able to service the interrupt generated by the network adapter. In essence, the host system/network adapter performance is in an idle state even though a transfer has been completed because the host processor is saving its current environment. For example, a data frame may have been received and is resident in the network adapter buffer memory for as long as 30 μs before the host processor is able to determine the cause of the interrupt and view the data frame.</i></p> <p>The host system/network adapter performance degradation introduced by interrupt latency is compounded when multiple data frames are transferred. Between each data frame transfer, there will be an embedded delay period when the network adapter is waiting for the host processor to save its current environment and respond to a network adapter interrupt signal.</p> <p>Performance degradation is further complicated by the dynamic nature of interrupt latency. While interrupt latency is</p>

<i>Claim language (disputed terms in bold)</i>	<i>3Com's proposed construction and supporting evidence</i>	<i>Realtek's proposed construction and supporting evidence</i>
	<p>representing an amount of the data frame to be transferred before generating a transfer complete indication."); <i>see also</i> col. 1:20-2:27; col. 41:44-50; col. 42:17-25; col. 2:29-41; col. 6:9-59; col. 5:68-6:22; col. 2:22-26; col. 2:30-39; col. 2:43-50; col. 3:8-11; col. 3:15-18; col. 3:22-36; col. 3:41-43; col. 3:47-51; col. 3:54-57; col. 3:61-65; col. 4:3-7; col. 6:10-15; col. 6:34-40; col. 6:48-60; col. 29:31-39; col. 29:64-66; col. 30:10-13; col. 34:26-40; col. 42:17-19; <i>see also Prosecution History</i>: Notice of Allowability, Oct. 14, 1993, pp. 2-3.</p> <p><u>EXTRINSIC EVIDENCE</u>: U.S. Patent Nos. 5,434,872; 5,732,094; 6,327,625; 6,526,446; and 6,570,884.</p> <p>3Com reserves the right to rely on any testimony or exhibit therein made or introduced during the course of any deposition.</p> <p>3Com reserves the right to cite to any evidence cited by any party and reserves the right to rely on any document or statement made by any party under the Patent Local Rules.</p> <p>3Com's expert, Dr. Michael Mitzenmacher may provide an expert report or other form of testimony regarding the technology to which this term relates and how a person having ordinary skill in the art in the field of networking technology would understand this term. 3Com reserves the right to rely on testimony by any expert in this action.</p>	<p>relatively constant given a periodic interrupt, interrupt latency may increase substantially in the form of spikes depending upon when the interrupt occurred. Moreover, the host computer system configuration may be altered by installation of additional software or devices on the system bus which will increase interrupt latency.</p> <p><i>Therefore, it is desirable to provide a network adapter with an optimized indication signal to the host processor of the completion of the transfer of a data frame which reduces interrupt latency allowing for optimized network adapter/host system performance."</i></p> <p>'459 patent at 2:29-41 ("The present invention provides for optimized indication signals to a host processor by a network adapter of the completion of a transfer of a data frame. The apparatus is coupled between a network transceiver and a host system which includes a host processor and host memory. The apparatus generates an indication signal to the host processor responsive to the transfer of a data frame. The host processor responds to the indication signal after a period of time. The apparatus includes network interface logic for transferring the data frame between the network transceiver and a buffer memory for storing the data frame.")</p> <p>'459 patent at 6:9-59 ("Threshold logic 10 in network adapter 3 is designed for eliminating or reducing interrupt latency. Threshold logic 10 makes a determination of how much of a data frame is transferred before generating an early indication signal. <i>The early indication signal may then cause an early interrupt signal to be generated during the transfer of a data frame.</i> Moreover, threshold logic 10 is designed such that the time required for transferring the remainder of the data frame should approximately equal the time required for host processor 5 save its system parameters. Therefore, interrupt latency is eliminated or reduced by allowing host processor 5's interrupt routine to coincide with the transfer of the remainder of the data frame.</p> <p>FIG. 2 is a functional block diagram of network adapter 3 with threshold logic 10 illustrating the various transfer paths. Network adapter 3 contains transceiver 12 which transmits and receives data frames across</p>

1	Claim language (disputed terms in bold)	3Com's proposed construction and supporting evidence	Realtek's proposed construction and supporting evidence
2			
3			
4			
5			
6			
7			
8			
9			
10			
11			
12			
13			
14			
15			
16			
17			
18			
19			
20			
21			
22			
23			
24			
25			
26			
27			
28			

<i>Claim language (disputed terms in bold)</i>	<i>3Com's proposed construction and supporting evidence</i>	<i>Realtek's proposed construction and supporting evidence</i>
		Threshold logic 10 in network adapter 3 is designed for eliminating or reducing interrupt latency. Threshold logic 10 makes a determination of how much of a data frame is transferred before generating an early indication signal. The early indication signal may then cause an early interrupt signal to be generated during the transfer of a data frame. Moreover, threshold logic 10 is designed such that the time required for transferring the remainder of the data frame should approximately equal the time required for host processor 5 save its system parameters. Therefore, interrupt latency is eliminated or reduced by allowing host processor 5's interrupt routine to coincide with the transfer of the remainder of the data frame.”)
		'459 patent; at 41:44-50 (“Therefore, the present invention reduces host processor interrupt latency by generating early indications of data frame transfers. These early indications then may be used to generate an early interrupt to the host processor before the data frame is transferred which allows the host processor to save its current environment during a data frame transfer.”)
		<u>DICTIONARY/TREATISE DEFINITIONS:</u>
		<u>signal</u>
		<u>Newton's' Telecom Dictionary (fourth edition, 1991)</u>
		Signal: 1. An electrical wave used to convey information 2. An alert. 3. An acoustic device (e.g. a bell) or a visual device (e.g. a lamp) which calls attention. To transmit an information signal or alerting signal.
		<u>McGraw Hill Electronics Dictionary (fifth edition, 1994)</u>
		Signal: Any variation in an electrical current, visible or nonvisible light, audible or ultrasonic energy that conveys information. Signals can be coded in frequency, phase, or amplitude to separate them from unwanted noise.
		Realtek reserves the right to rely on any statement made by any party under the Patent Local Rules.

2. U.S. Pat. No. 5,434,872

2	1	Claim language (disputed terms in bold)	3Com's proposed construction and supporting evidence	Realtek's proposed construction and supporting evidence
3	“falls behind” or “underrun”	4 found in claim numbers: 5 ‘872 patent: 1 also presented for construction in: 6 ‘094 patent: 21	7 <u>PROPOSED CONSTRUCTION:</u> When expected data from a frame to be transferred is not available in a buffer <u>DICTIONARY/TREATISE DEFINITIONS:</u> <u>IBM</u> <u>Dictionary of Computing</u> (10th ed. 1993): Loss of data caused by inability of a transmitting device or channel to provide data to the communication control logic (SDLC or BSC/SS) at a rate that is fast enough for the attached data link or loop; <u>see also</u> <u>The American Heritage Dictionary of</u> <u>the English Language</u> (4th ed. 2000): Something that runs under, as: a. An amount or a quantity produced that is less than what has been estimated. b. The difference between this amount or quantity and what has been estimated. <u>INTRINSIC EVIDENCE:</u> <u>Claims:</u> <u>see, e.g.,</u> claim 15 (“an underrun condition in which the host interface means in transferring data to the buffer memory falls behind the network interface means in transferring data to the transceiver”); claim 25 (“a condition in which the data transfer circuitry falls behind the medium access controller”); <u>see also</u> claim 1; claim 18; claim 24; <u>Specification:</u> fig. 18; col. 28:48-29:2 (“According to the present invention, this transmit data path includes an underrun detector 413 for detecting a condition in which the transferring of data into the transmit data buffer, or immediate data to the transmit descriptor buffer, by the host interface falls behind the transferring of data into the transmit data path 400 by the transmit DMA logic. The underrun detector 413 is controlled by the transmit control logic 411. The transmit control logic 411 indicates intervals across line 414 on line 402. The underrun detector determines that a transmit write TXWR signal is not present during an expected interval of the frame transmission, then a bad frame signal is generated on line 409. In response to the bad frame signal, the CRC data is inverted by the exclusive OR gate 407 which causes a bad CRC to be generated for the already transmitted portions of the frame suffering the underrun. Transmit control logic 411 also responds to the bad frame signal on line 409 to select the bad CRC data through multiplexer 410.”)	10 PROPOSED CONSTRUCTION: A condition in which the transferring of data into a transmit data buffer by the host interface falls behind the transferring of data into a transmit data path by a transmit logic. <u>INTRINSIC EVIDENCE:</u> ‘872 patent at 28:48-29:2 (“According to the present invention, this transmit data path includes <i>an underrun detector 413 for detecting a condition in which the transferring of data into the transmit data buffer, . . . , by the host interface falls behind the transferring of data into the transmit data path 400 by the transmit DMA logic. . . .</i> The underrun detector determines that a transmit write TXWR signal is not present during an expected interval of the frame transmission, then a bad frame signal is generated on line 409. . . . ”) ‘872 patent at claim 1 (“... underrun control logic, which detects a condition in which the means for transferring falls behind the transmit logic, and supplies a bad frame signal to the communications medium in response to the underrun condition.) ‘872 patent at claim 15 (“...underrun control logic, which detects an underrun condition in which the host interface means in transferring data to the buffer memory falls behind the network interface means in transferring data to the transceiver, and means for supplying a bad frame signal to the communication media in response to the underrun condition.”) ‘872 patent at claim 18 (...underrun control means, coupled with the network interface means, for detecting an underrun condition in which the host interface means in downloading data to the transmit data buffer falls behind the network interface means in transferring data to the transceiver, and for supplying a bad frame signal to the network transceiver in response to the underrun condition.”)

<i>Claim language (disputed terms in bold)</i>	<i>3Com's proposed construction and supporting evidence</i>	<i>Realtek's proposed construction and supporting evidence</i>
	<p>Finally, the bad frame signal on line 409 is used for posting status information through the xmitFailureRegister of an underrun condition.”); col. 9:40-43; col. 19:35-38; col. 28:58-60; <u>see also Prosecution History</u>: Office Action, Oct. 26, 1993, p. 3; Response to Office Action, Oct. 5, 1994, p. 2.</p> <p><u>EXTRINSIC EVIDENCE</u>: 3Com's expert, Dr. Michael Mitzenmacher may provide an expert report or other form of testimony regarding the technology to which this term relates and how a person having ordinary skill in the art in the field of networking technology would understand this term. 3Com reserves the right to rely on testimony by any expert in this action.</p> <p><u>See also</u> U.S. Patent Nos. 5,307,459; 5,732,094; 6,327,625; 6,526,446; and 6,570,884.</p> <p>3Com reserves the right to rely on any testimony or exhibit therein made or introduced during the course of any deposition.</p> <p>3Com reserves the right to cite to any evidence cited by any party and reserves the right to rely on any document or statement made by any party under the Patent Local Rules.</p> <p>3Com's expert, Dr. Michael Mitzenmacher may provide an expert report or other form of testimony regarding the technology to which this term relates and how a person having ordinary skill in the art in the field of networking technology would understand this term. 3Com reserves the right to rely on testimony by any expert in this action.</p>	<p>‘872 patent at claim 24 (“...underrun control logic, which detects a condition in which the data transfer circuitry falls behind the medium access controller, and supplies a bad frame signal to the network in response to the underrun condition.”)</p> <p>‘094 patent at claim 4 (“...detecting an underrun condition in which the transfer of the data of the frame into the buffer memory falls behind the transmission of the data from the buffer memory to the network; and supplying a bad frame signal to the network un response to the underrun condition.”)</p> <p>‘094 patent at claim 16 (“...detecting an underrun condition in which the transfer of the data of the frame into the buffer memory falls behind the transmission of the data from the buffer memory to the communications medium; and supplying a bad frame signal to the communications medium in response to the underrun condition.”)</p> <p>‘094 patent at claim 34 (“...detecting an underrun condition in which the transfer of the data of the frame into the buffer memory falls behind the transmission of the data from the buffer memory to the network transceiver; and supplying a bad frame signal to the network transceiver in response to the underrun condition.”)</p> <p>‘094 patent at claim 41 (“...detecting an underrun condition in which the transfer of the data of the frame into the buffer memory falls behind the transmission of the data from the buffer memory to the network; and supplying a bad frame signal to the network in response to the underrun condition.”)</p> <p>Realtek reserves the right to rely on any statement made by any party under the Patent Local Rules.</p>
<p>“buffer” or “buffer memory”</p> <p>found in claim numbers:</p>	<p><u>PROPOSED CONSTRUCTION</u>: A memory for temporary storage of data.</p> <p><u>DICTIONARY/TREATISE DEFINITIONS</u>: See “buffer” and “memory” in subsection 1.</p>	<p><u>PROPOSED CONSTRUCTION</u>: A memory that (1) stores frame data such that the frame data can be retrieved independently of the order in which the frame data were stored and the frame data can always be retained and reused and can be accessed by the host</p>

1	Claim language (disputed terms in bold)	3Com's proposed construction and supporting evidence	Realtek's proposed construction and supporting evidence
2	'872 patent: 1, 10, 21	INTRINSIC EVIDENCE: Claims: <u>see, e.g.</u> , claim	system; and (2) is not a first-in-first-out (FIFO) system.
3	also presented for construction in:	2 ("the transmit buffer includes a transmit descriptor ring and a <i>transmit data buffer</i> ");	<u>INTRINSIC EVIDENCE:</u>
4	'459 patent: 1	claim 7 ("The apparatus of claim 1, wherein the buffer includes a transmit descriptor	'872 patent at 1:47-54; '094 patent at 1:44-
5	'094 patent: 1, 9, 21, 28, 39, 47	ring buffer and a transmit data buffer, and the means for transferring includes: transmit descriptor logic for mapping transmit	50 ("Transmit data buffers are to be distinguished from first-in-first-out FIFO
6		descriptors from the system to the transmit descriptor ring buffer; and download logic, responsive to the transmit descriptors in the transmit descriptor ring buffer, for retrieving data from memory in the system and storing retrieved data in the transmit data buffer.");	systems, in which the sending system
7		<u>see also</u> claim 1; claim 3; claim 9; claim 10; claim 11; claim 15; claim 18; claim 21; claim 22; <u>Specification</u> : <u>see, e.g.</u> , figs. 2, 6-	downloads data of a frame into the FIFO, while the network adapter unloads the FIFO during a transmission. <i>The data in FIFOs cannot be retained and reused by the media access control functions, or by the host, like data in transmit data buffers.</i> ")
8		10E; col 1:47-54 ("Transmit data buffers are to be distinguished from first-in-first-out FIFO systems, in which the sending system	'872 patent at 1:47-54; '094 patent at 1:44-
9		FIFOs, in which the sending system downloads data of a frame into the FIFO, while the network adapter unloads the FIFO during a transmission. The data in FIFOs	50 ("Transmit data buffers are to be distinguished from first-in-first-out FIFO
10		cannot be retained and reused by the media access control functions, or by the host, like data in transmit data buffers."); col. 1:65-67 ("Furthermore, the prior art systems which	systems, in which the sending system
11		use transmit data buffers require the host or sending system to manage the transmit data buffer."); col. 2:13-18 ("The present	'872 patent at 1:47-54; '094 patent at 1:44-
12		invention provides for the early initiation of transmission of data in a network interface that includes a dedicated transmit buffer."); col. 2:35-37 ("the transmit data buffer	50 ("Transmit data buffers are to be distinguished from first-in-first-out FIFO
13		includes a transmit descriptor ring, and a transmit data buffer"); col. 13:12-27 ("In the preferred system, the adapter uses 32K bytes	systems, in which the sending system
14		of static RAM for the transmit buffers, receive buffers, control structures, and various status and statistics registers.	'872 patent at 1:47-54; '094 patent at 1:44-
15		Several of the regions in the adapter's memory defined in Fig. 5 provide defined data structures. A. Transmit Data Buffer	50 ("Transmit data buffers are to be distinguished from first-in-first-out FIFO
16		The transmit data buffer occupies 3K bytes as mentioned above. This region is divided	systems, in which the sending system
17		into two 1.5K buffers. Only the data that are downloaded to the adapter via bus master	'872 patent at 1:47-54; '094 patent at 1:44-
18		transfers are stored in these buffers. The controller will use both the contents of the transmit data buffer and the immediate data	50 ("Transmit data buffers are to be distinguished from first-in-first-out FIFO
19		portion of the transmit descriptors, when encapsulating a frame for transmission. The adapter automatically alternates the use of the buffers after choosing the buffer closest	systems, in which the sending system
20		to the base of the memory as the power up	'872 patent at 1:47-54; '094 patent at 1:44-
21			50 ("Transmit data buffers are to be distinguished from first-in-first-out FIFO
22			systems, in which the sending system
23			'872 patent at 1:47-54; '094 patent at 1:44-
24			50 ("Transmit data buffers are to be distinguished from first-in-first-out FIFO
25			systems, in which the sending system
26			'872 patent at 1:47-54; '094 patent at 1:44-
27			50 ("Transmit data buffers are to be distinguished from first-in-first-out FIFO
28			systems, in which the sending system

<i>Claim language (disputed terms in bold)</i>	<i>3Com's proposed construction and supporting evidence</i>	<i>Realtek's proposed construction and supporting evidence</i>

1	Claim language (disputed terms in bold)	3Com's proposed construction and supporting evidence	Realtek's proposed construction and supporting evidence
2		made by any party under the Patent Local Rules.	transmission. The buffer switch occurs regardless of whether or not the transmission was successful and regardless of whether or not bus master download data were used in the preceding transmission. ...”
3		3Com's expert, Dr. Michael Mitzenmacher may provide an expert report or other form of testimony regarding the technology to which this term relates and how a person having ordinary skill in the art in the field of networking technology would understand this term. 3Com reserves the right to rely on testimony by any expert in this action.	
4			
5			
6			<u>DICTIONARY/TREATISE DEFINITIONS:</u>
7			<u>The Network Interface Technical Guide, (First Edition, 1992)</u> Buffer: A temporary storage area in random access memory where the NIC or computer stores information (usually while transmitting or receiving network traffic).
8			
9			
10			<u>PRIOR ART:</u>
11			
12			
13			
14			
15			
16			
17			
18			
19			
20			
21			
22			
23			
24			
25			
26			
27			
28			

1	Claim language (disputed terms in bold)	3Com's proposed construction and supporting evidence	Realtek's proposed construction and supporting evidence
2			Ethernet/IEEE-802.3 Family 1990 World Network Data Book/Handbook, Advanced Micro Devices, pg. 1-63, ("FIFO Operations
3			The FIFO provides temporary buffer storage for data being transferred between the parallel bus I/O pins and serial bus I/O pins. The capacity of the FIFO is 48 bytes.
4			Transmit
5			Data is loaded into the FIFO under internal micro-program control.
6			The FIFO must be more than 16 bytes empty before the ILACC requests the bus (HOLD/BURREQ is asserted). The ILACC will start sending the preamble (if the line is idle) as soon as there is one byte loaded into the FIFO. Should the transmitter be required to back off, there will be up to 32 bytes of data in the FIFO ready for transmission. Reception has priority over transmission during the time that the transmitter is backing off.
7			Receive
8			Data is loaded into the FIFO from the serial input shift register during reception and leaves the FIFO under microprogram control. The ILACC microcode will wait until there are at least 16 bytes of data in the FIFO before initiating a DMA burst transfer. Preamble (including the synchronization bits) is not loaded into the FIFO.")
9			Realtek reserves the right to rely on any statement made by any party under the Patent Local Rules.
10			
11			
12			
13			
14			
15			
16			
17			
18			
19			
20			
21			
22	"optimizing the threshold"	PROPOSED CONSTRUCTION: Attempting to make the transmission of frames more efficient.	PROPOSED CONSTRUCTION:
23	found in claim numbers:		Dynamically changing the threshold value by the host system to make it as perfect, effective, or functional as possible.
24	'872 patent: 10		
25	also presented for construction in:		
26	'094 patent: 21		
27			
28			

<i>Claim language (disputed terms in bold)</i>	<i>3Com's proposed construction and supporting evidence</i>	<i>Realtek's proposed construction and supporting evidence</i>
	<p>threshold value. If the threshold is exceeded, the output is a logic 1; if not, the output is logic 0. If the number of inputs is odd, if the weights are all equal, and the threshold is equal to half of the number of inputs, then the threshold element behaves as a majority element. A system of threshold elements is described by or as threshold logic; <u>optimize</u>: <u>The American Heritage Dictionary of the English Language</u> (4th ed. 2000); <u>Optimize</u>: Computer Science. To increase the computing speed and efficiency of (a program), as by rewriting instructions; <u>see also</u> <u>Microsoft Computer Dictionary</u> (5th ed. 2002); <u>Optimization</u>: 1. In programming, the process of producing more efficient (smaller or faster) programs through selection and design of data structures. 2. The process of a compiler or assembler in producing efficient executable code.</p> <p><u>INTRINSIC EVIDENCE</u>: <u>Claims</u>: claim 10; claim 19; <u>Specification</u>: figs. 2, 4, 13, 14, 17, 18; col. 29:35-38 (“If this register set to zero, then the early transmit feature is disabled and the entire transmit frame must reside on the adapter before the adapter will begin to transmit it”); col. 29:48-51 (“If such an underrun indication occurs, then the host driver should increase the value on the XMIT START THRESH register”); <u>see also</u> col. 29:12-57; col. 4:46-55; col. 2:27-34; col. 2:31-34; col. 4:58-60; col. 29:39-40; <u>see also</u> <u>Prosecution History</u>: Office Action, Oct. 26, 1993, p. 4; Office Action, Oct. 26, 1993, p. 5; Part 131 Affidavit, p. Ex. 1, p. 6; Response to Office Action, Feb. 23, 1994, p. 2.</p> <p><u>EXTRINSIC EVIDENCE</u>: U.S. Patent Nos. 5,307,459; 5,732,094; 6,327,625; 6,526,446; and 6,570,884.</p> <p>3Com reserves the right to rely on any testimony or exhibit therein made or introduced during the course of any deposition.</p> <p>3Com reserves the right to cite to any evidence cited by any party and reserves the right to rely on any document or statement made by any party under the Patent Local Rules.</p>	<p>’872 patent at 2:27-34; ’094 patent at 2: 21-27 (“In one aspect of the invention, the monitoring logic includes <i>a threshold store, which is programmable by the host computer for storing a threshold value</i> and logic for posting status information to the host. Thus, <i>the threshold value may be set by the host system to optimize performance using the alterable threshold store</i> and the posted status information.”)</p> <p>’872 patent at 4:46-55; ’094 patent at 4:38-46 (“<i>The threshold store 43, in a preferred system, is dynamically programmable by the host computer 30</i>. In this embodiment, the threshold store 43 is a register accessible by the host through the interface logic 31. <i>Alternatively, the threshold store may be a read only memory set during manufacture</i>. In yet other alternatives, the threshold store <i>may be implemented using user specified data</i> in non-volatile memory, such as EEPROMs, FLASH EPROMs, or other memory storage devices.”)</p> <p>’872 patent at 29:12-57; ’094 patent at 27:44-28:-17 (“XMIT START THRESH is used to specify the number of bytes of the transmit frame that must reside on the adapter, . . . , before the adapter can commence with the media access control functions associated with transmitting the frame.</p> <p>... The value for this register <i>may be programmed by the host to optimize performance</i>. . . . The adapter generates an indication of an underrun condition which is made available to the host through the XMIT FAILURE register. If such an underrun indication occurs, then the host driver should increase the value on the XMIT START THRESH register. Further underrun indications should cause the driver to continually increase the XMIT START THRESH value. . . .”)</p> <p><u>DICTIONARY/TREATISE DEFINITIONS</u>: See “altering the threshold” for definitions of “threshold.”</p> <p><u>Optimize</u>:</p> <p><u>Webster's Ninth New Collegiate</u></p>

<i>Claim language (disputed terms in bold)</i>	<i>3Com's proposed construction and supporting evidence</i>	<i>Realtek's proposed construction and supporting evidence</i>
	3Com's expert, Dr. Michael Mitzenmacher may provide an expert report or other form of testimony regarding the technology to which this term relates and how a person having ordinary skill in the art in the field of networking technology would understand this term. 3Com reserves the right to rely on testimony by any expert in this action.	Dictionary, (ninth edition, 1988) Optimize: to make as perfect, effective, or functional as possible. Realtek reserves the right to rely on any statement made by any party under the Patent Local Rules.

3. U.S. Pat. No. 5,732,094

<i>Claim language (disputed terms in bold)</i>	<i>3Com's proposed construction and supporting evidence</i>	<i>Realtek's proposed construction and supporting evidence</i>
<p>“buffer” or “buffer memory”</p> <p>found in claim numbers: ‘094 patent: 1, 9, 21, 28, 39, 47</p> <p>also presented for construction in: ‘459 patent: 1</p> <p>‘872 patent: 1, 10, 21</p>	<p><u>PROPOSED CONSTRUCTION:</u> A memory for temporary storage of data.</p> <p><u>DICTIONARY/TREATISE DEFINITIONS:</u> See “buffer” and “memory” in subsection 1.</p> <p><u>INTRINSIC EVIDENCE:</u> <u>Claims:</u> see, e.g., claim 33 (“The method as in claim 28, wherein the initiating transmission of the frame step includes: retrieving data from the buffer memory; and supplying the retrieved data for transmission to the network transceiver.”); <u>see also</u> claim 1; claim 4; claim 6; claim 7; claim 9; claim 10; claim 11; claim 14; claim 16; claim 20; claim 21; claim 28; claim 29; claim 30; claim 34; claim 38; claim 39; claim 41; claim 44; claim 45; claim 47; claim 49; claim 52; <u>Specification:</u> see, e.g., figs. 2, 6-10E; col. 1:44-50 (“Transmit data buffers are to be distinguished from first-in-first-out FIFO systems in which the sending system downloads data of a frame into the FIFO, while the network adapter unloads the FIFO during a transmission.”); col. 2:28-30 (“the transmit data buffer includes a transmit descriptor ring, and a transmit data buffer”) and other quotes from “buffer” in subsection 2 above, which also appear in the specification of the ‘094, since it is a continuation of the ‘872; <u>see also</u> col. 1:29-33; col. 1:35-37; col. 1:38-50; col. 1:51-56; col. 1:56-58; col. 1:60-62; col. 2:3-5; col. 2:7-9; col. 2:11-20; col. 2:35-39; col. 3:14-33; col. 4:55-5:12; col. 5:31-32; col. 5:45-47; col. 6:20-22; col. 8:31-33; col. 8:34-37; col. 8:44-46; col. 8:48-51; col. 8:53-56; col. 8:58-61; col. 8:66-9:3; col. 9:8-10; col. 9:33-35; col. 9:38-43; col. 9:50-54; col. 9:56-59; col. 10:50-53; col. 10:55-58; col. 10:65-67;</p>	<p><u>PROPOSED CONSTRUCTION:</u> A memory that (1) stores frame data such that the frame data can be retrieved independently of the order in which the frame data were stored and the frame data can always be retained and reused and can be accessed by the host system; and (2) is not a first-in-first-out (FIFO) system.</p> <p><u>INTRINSIC EVIDENCE:</u> ‘872 patent at 1:47-54; ‘094 patent at 1:44-50 (“<i>Transmit data buffers are to be distinguished from first-in-first-out FIFO systems</i>, in which the sending system downloads data of a frame into the FIFO, while the network adapter unloads the FIFO during a transmission. <i>The data in FIFOs cannot be retained and reused by the media access control functions, or by the host, like data in transmit data buffers.</i>”)</p> <p>‘872 patent at 1:65-2:2; ‘094 patent at 1:60-65 (“Furthermore, the prior art systems which use transmit data buffers require the host or sending system to manage the transmit data buffer. A network interface controller transfers data from the host managed transmit data buffer using DMA techniques through a FIFO buffer in the interface controller and on to the network.”)</p> <p>‘872 patent at 2:7-10; ‘094 patent at 2:3-5 (“<i>It is desirable to provide the advantages of a transmit data buffer, while maintaining the communications throughput available from the simpler FIFO based systems.</i>”)</p>

<i>Claim language (disputed terms in bold)</i>	<i>3Com's proposed construction and supporting evidence</i>	<i>Realtek's proposed construction and supporting evidence</i>

<i>Claim language (disputed terms in bold)</i>	<i>3Com's proposed construction and supporting evidence</i>	<i>Realtek's proposed construction and supporting evidence</i>
		("A. Transmit Data Buffer

1	Claim language (disputed terms in bold)	3Com's proposed construction and supporting evidence	Realtek's proposed construction and supporting evidence
2			by 9-word first-in-first-out register that temporarily stores data to be transmitted. In this way, continuity of data transmission is assured by providing a way to store a portion of the output data stream to compensate for delays involved in accessing the buffer memory.”)
3			
4			
5			
6			
7			
8			
9			
10			
11			
12			
13			
14			
15			
16			
17			
18			
19			
20			
21			
22			
23			
24			
25			
26			
27			
28			

<i>Claim language (disputed terms in bold)</i>	<i>3Com's proposed construction and supporting evidence</i>	<i>Realtek's proposed construction and supporting evidence</i>
		<p>transfer. Preamble (including the synchronization bits) is not loaded into the FIFO.”)</p> <p>Realtek reserves the right to rely on any statement made by any party under the Patent Local Rules.</p>
<p>“optimizing the threshold” found in claim numbers: ‘094 patent: 21 also presented for construction in: ‘872 patent: 10</p> <p>‘872 patent at 2:27-34; ‘094 patent at 2: 21-27 (“In one aspect of the invention, the monitoring logic includes <i>a threshold store, which is programmable by the host computer</i> for storing a threshold value. Thus, <i>the threshold value may be set by the host system to optimize performance using the alterable threshold store and the posted status information.</i>”)</p> <p>‘872 patent at 4:46-55; ‘094 patent at 4:38-46 (“<i>The threshold store 43, in a preferred system, is dynamically programmable by the host computer 30.</i> In this embodiment, the threshold store 43 is a register accessible by the host through the interface logic 31. <i>Alternatively, the threshold store may be a read only memory set during manufacture.</i> In yet other alternatives, the threshold store <i>may be implemented using user specified data</i> in non-volatile memory, such as EEPROMs, FLASH EPROMs, or other memory storage devices.”)</p> <p>‘872 patent at 29:12-57; ‘094 patent at 27:44-28:-17 (“<i>XMIT START THRESH</i> is used to specify the number of bytes of the transmit frame that must reside on the adapter, . . . , before the adapter can commence with the media access control functions associated with transmitting the</p>	<p>PROPOSED CONSTRUCTION: Attempting to make the transmission of frames more efficient.</p> <p>DICTIONARY/TREATISE DEFINITIONS: See “optimizing the threshold” in subsection 2.</p> <p>INTRINSIC EVIDENCE:</p> <p>Claims <u>see</u> claim 8; claim 13; claim 21; claim 31; claim 46; claim 48;</p> <p>Specification: <u>see, e.g.,</u> figs. 2, 4, 13, 14, 17, 18; col. 2:24-27 (“the threshold value may be set by the host system to optimize performance using the alterable threshold store and the posted status information”); col. 4:38-41; col. 4:49-51; col. 28:1-2; col. 27:65-67; col. 4:38-46 ; col. 2: 21-27 ; col. 27:44-28:17; <u>see also</u></p> <p>Prosecution History: Specification as Filed, p. 55; Specification as Filed, p. 58; Preliminary Amendment, Mar. 3, 1995, p. 6; Office Action, Mar. 19, 1996, p. 4; Response to Office Action, Apr. 7, 1997, p. 2.</p> <p>EXTRINSIC EVIDENCE: U.S. Patent Nos. 5,307,459, 5,434,872; 6,327,625; 6,526,446; and 6,570,884.</p> <p>3Com reserves the right to rely on any testimony or exhibit therein made or introduced during the course of any deposition.</p> <p>3Com reserves the right to cite to any evidence cited by any party and reserves the right to rely on any document or statement made by any party under the Patent Local Rules.</p> <p>3Com’s expert, Dr. Michael Mitzenmacher may provide an expert report or other form of testimony regarding the technology to which this term relates and how a person having ordinary skill in the art in the field of networking technology would understand</p>	<p>PROPOSED CONSTRUCTION: Dynamically changing the threshold value by the host system to make it as perfect, effective, or functional as possible.</p> <p>INTRINSIC EVIDENCE:</p> <p>‘872 patent, Abstract; ‘094 patent, Abstract (“<i>The monitoring logic includes a threshold store, which is programmable by the host computer</i> for storing a threshold value. Thus, <i>the threshold value may be set by the host system to optimize performance in a given setting.</i>”)</p> <p>‘872 patent at 2:27-34; ‘094 patent at 2: 21-27 (“In one aspect of the invention, the monitoring logic includes <i>a threshold store, which is programmable by the host computer for storing a threshold value</i> and logic for posting status information to the host. Thus, <i>the threshold value may be set by the host system to optimize performance using the alterable threshold store and the posted status information.</i>”)</p> <p>‘872 patent at 4:46-55; ‘094 patent at 4:38-46 (“<i>The threshold store 43, in a preferred system, is dynamically programmable by the host computer 30.</i> In this embodiment, the threshold store 43 is a register accessible by the host through the interface logic 31. <i>Alternatively, the threshold store may be a read only memory set during manufacture.</i> In yet other alternatives, the threshold store <i>may be implemented using user specified data</i> in non-volatile memory, such as EEPROMs, FLASH EPROMs, or other memory storage devices.”)</p> <p>‘872 patent at 29:12-57; ‘094 patent at 27:44-28:-17 (“<i>XMIT START THRESH</i> is used to specify the number of bytes of the transmit frame that must reside on the adapter, . . . , before the adapter can commence with the media access control functions associated with transmitting the</p>

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28	Claim language (disputed terms in bold)	3Com's proposed construction and supporting evidence	Realtek's proposed construction and supporting evidence
		<p>this term. 3Com reserves the right to rely on testimony by any expert in this action..</p>	<p>frame.</p> <p>... The value for this register <i>may be programmed by the host to optimize performance</i>. . . . The adapter generates an indication of an underrun condition which is made available to the host through the XMIT FAILURE register. If such an underrun indication occurs, then the host driver should increase the value on the XMIT START THRESH register. Further underrun indications should cause the driver to continually increase the XMIT START THRESH value. . . .")</p> <p><u>DICTIONARY/TREATISE DEFINITIONS:</u> See "altering the threshold" for definitions of "threshold."</p> <p><u>Optimize:</u></p> <p><u>Webster's Ninth New Collegiate Dictionary, (ninth edition, 1988)</u> Optimize: to make as perfect, effective, or functional as possible.</p> <p>Realtek reserves the right to rely on any statement made by any party under the Patent Local Rules.</p>

<i>Claim language (disputed terms in bold)</i>	<i>3Com's proposed construction and supporting evidence</i>	<i>Realtek's proposed construction and supporting evidence</i>
	<p>16; claim 20; claim 21; claim 34; claim 38; claim 41; claim 44; claim 52; claim 53; <u>Specification</u>; <u>see, e.g.</u>, fig. 18; col. 4:50-52; col. 7:62-4; col. 9:11-14; col. 14:22-23; col. 18:26-42; col. 22:10-12; col. 26:60-61; col. 27:16-21; col. 27:21-23; col. 27:24-32; col. 27:34-36; col. 28:2-5; col. 28:7-17; <u>see also Prosecution History</u>: Specification as Filed, p. 53; Specification as Filed, p. 54; Specification as Filed, p. 56; Specification as Filed, p. 57; Specification as Filed, p. 58; Preliminary Amendment, Mar. 3, 1995, p. 6; Office Action, Mar. 19, 1996, p. 3; Response to Office Action, Apr. 7, 1997, p. 2.</p>	<p>control logic, which detects a condition in which the means for transferring falls behind the transmit logic, and supplies a bad frame signal to the communications medium in response to the underrun condition.)</p>
	<p><u>EXTRINSIC EVIDENCE</u>: U.S. Patent Nos. 5,307,459, 5,434,872; 6,327,625; 6,526,446; and 6,570,884.</p>	<p>‘872 patent at claim 15 (“...underrun control logic, which detects an underrun condition in which the host interface means in transferring data to the buffer memory falls behind the network interface means in transferring data to the transceiver, and means for supplying a bad frame signal to the communication media in response to the underrun condition.”)</p>
	<p>3Com reserves the right to rely on any testimony or exhibit therein made or introduced during the course of any deposition.</p>	<p>‘872 patent at claim 18 (...underrun control means, coupled with the network interface means, for detecting an underrun condition in which the host interface means in downloading data to the transmit data buffer falls behind the network interface means in transferring data to the transceiver, and for supplying a bad frame signal to the network transceiver in response to the underrun condition.”)</p>
	<p>3Com reserves the right to cite to any evidence cited by any party and reserves the right to rely on any document or statement made by any party under the Patent Local Rules.</p>	<p>‘872 patent at claim 24 (“...underrun control logic, which detects a condition in which the data transfer circuitry falls behind the medium access controller, and supplies a bad frame signal to the network in response to the underrun condition.”)</p>
	<p>3Com's expert, Dr. Michael Mitzenmacher may provide an expert report or other form of testimony regarding the technology to which this term relates and how a person having ordinary skill in the art in the field of networking technology would understand this term. 3Com reserves the right to rely on testimony by any expert in this action.</p>	<p>‘094 patent at claim 4 (“...detecting an underrun condition in which the transfer of the data of the frame into the buffer memory falls behind the transmission of the data from the buffer memory to the network; and supplying a bad frame signal to the network un response to the underrun condition.”)</p>
		<p>‘094 patent at claim 16 (“...detecting an underrun condition in which the transfer of the data of the frame into the buffer memory falls behind the transmission of the data from the buffer memory to the communications medium; and supplying a bad frame signal to the communications medium in response to the underrun condition.”)</p>

1 2 3 4 5 6 7 8 9 10 11 12	Claim language (disputed terms in bold)	3Com's proposed construction and supporting evidence	Realtek's proposed construction and supporting evidence
			<p>‘094 patent at claim 34 (“...detecting an underrun condition in which the transfer of the data of the frame into the buffer memory falls behind the transmission of the data from the buffer memory to the network transceiver; and supplying a bad frame signal to the network transceiver in response to the underrun condition.”)</p> <p>‘094 patent at claim 41 (“...detecting an underrun condition in which the transfer of the data of the frame into the buffer memory falls behind the transmission of the data from the buffer memory to the network; and supplying a bad frame signal to the network in response to the underrun condition.”)</p> <p>Realtek reserves the right to rely on any statement made by any party under the Patent Local Rules.</p>
13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28	<p>“altering the threshold” found in claim numbers: ‘094 patent: 47</p> <p><u>PROPOSED CONSTRUCTION:</u> changing found in claim numbers: ‘094 patent: 47</p> <p><u>DICTIONARY/TREATISE DEFINITIONS:</u> <u>See “alterable storage location”</u> in subsection 1 for definitions of “alter” and “optimizing the threshold” in subsection 2 for definitions of “threshold.”</p> <p><u>INTRINSIC EVIDENCE:</u> <u>Claims:</u> <u>see, e.g.,</u> claim 49 (“including allowing alteration of the threshold value while data of a frame to be transmitted is stored in the buffer memory”); <u>see also</u> claim 47; claim 48; claim 50; claim 51; claim 53; <u>Specification:</u> <u>see, e.g.,</u> figs. 2, 4, 13, 14, 17, 18; col. 4:38-39 (“The threshold store 43, in a preferred system, is dynamically programmable by the host computer 30”); col. 4:43-46 (“In yet other alternatives, the threshold store may be implemented using user specified data in non-volatile memory, such as EEPROMs, FLASH EPROMs, or other memory storage devices.”); <u>see also</u> col. 2:23-26; col. 4:38-41; col. 28:1-17; col. 4:38-46; col. 2:21-27; col. 27:44-28:17; <u>see also</u> <u>Prosecution History:</u> Specification as Filed, p. 52; Specification as Filed, p. 55; Specification as Filed, p. 58.</p> <p><u>EXTRINSIC EVIDENCE:</u> U.S. Patent Nos. 5,307,459, 5,434,872; 6,327,625; 6,526,446; and 6,570,884.</p>	<p><u>PROPOSED CONSTRUCTION:</u> dynamically changing</p> <p><u>INTRINSIC EVIDENCE:</u></p> <p>’094 patent, Abstract (“The monitoring logic includes a threshold store, which is <i>programmable by the host computer</i> for storing a threshold value. Thus, <i>the threshold value may be set by the host system to optimize performance in a given setting.</i>”)</p> <p>’094 patent at 4:38-46 (“<i>The threshold store 43, in a preferred system, is dynamically programmable by the host computer 30.</i> In this embodiment, the threshold store 43 is a register accessible by the host through the interface logic 31. <i>Alternatively, the threshold store may be a read only memory set during manufacture.</i> In yet other alternatives, the threshold store may be implemented using user specified data in non-volatile memory, such as EEPROMs, FLASH EPROMs, or other memory storage devices.””)</p> <p>’094 patent at 2: 21-27 (“In one aspect of the invention, <i>the monitoring logic includes a threshold store, which is programmable by the host computer</i> for storing a threshold value and logic for posting status information to the host. Thus, <i>the threshold</i></p>	

1	Claim language (disputed terms in bold)	3Com's proposed construction and supporting evidence	Realtek's proposed construction and supporting evidence
2			
3		3Com reserves the right to rely on any testimony or exhibit therein made or introduced during the course of any deposition.	value may be set by the host system to optimize performance using the alterable threshold store and the posted status information.”)
4			
5		3Com reserves the right to cite to any evidence cited by any party and reserves the right to rely on any document or statement made by any party under the Patent Local Rules.	‘094 patent at 27:44-28:17 (“XMIT START THRESH is used to specify the number of bytes of the transmit frame that must reside on the adapter, . . . , before the adapter can commence with the media access control functions associated with transmitting the frame. . . .
6			
7			
8		3Com's expert, Dr. Michael Mitzenmacher may provide an expert report or other form of testimony regarding the technology to which this term relates and how a person having ordinary skill in the art in the field of networking technology would understand this term. 3Com reserves the right to rely on testimony by any expert in this action.	The value for this register <i>may be programmed by the host to optimize performance</i> . If set too low, system latencies or bandwidth limitations may cause the adapter to underrun the network during transmission, causing a partial frame with a guaranteed bad CRC to be transmitted. If the value is set too high, then unnecessary delays will be incurred before the start of transmission. . . .”)
9			
10			
11			
12			
13			<u>DICTIONARY/TREATISE DEFINITIONS:</u>
14			
15			<u>Webster's Ninth New Collegiate Dictionary (Ninth Edition, 1988)</u>
16			Alter: 1: to make different without changing into something else 2: CASTRATE SPAY ~ vi: to become different syn see CHANGE; alterable – adj.
17			
18			
19			
20			
21			<u>The American Heritage Dictionary of the English Language (4th Ed. 2000)</u>
22			alter: v. tr. To change or make different; modify: altered my will. intr. To change or become different.
23			
24			
25			
26			
27			
28			

1 <i>Claim language (disputed terms in bold)</i>	2 <i>3Com's proposed construction and supporting evidence</i>	3 <i>Realtek's proposed construction and supporting evidence</i>
4	5	6 minimum detectable response. It is also called a limen. 2. The level of pumping at which a laser can go into self-excited oscillation.

7
8 4. U.S. Pat. No. 6,327,625

9 <i>Claim language (disputed terms in bold)</i>	10 <i>3Com's proposed construction and supporting evidence</i>	11 <i>D-Link's proposed construction and supporting evidence</i>	12 <i>Realtek's proposed construction and supporting evidence</i>
13 “ buffer ” 14 found in claim numbers: 15 ‘625 patent: 23 16 17 18 19 20 21 22 23 24 25 26 27 28	1 <u>PROPOSED CONSTRUCTION:</u> A memory for temporary storage of data. <u>DICTIONARY/TREATISE</u> <u>DEFINITIONS:</u> See “ buffer ” in subsection 1. <u>INTRINSIC EVIDENCE:</u> Claims: see, e.g., claim 15 (“15. A method for managing transfer of data packets between a host processor and a network, comprising: storing packets in a first-in-first-out buffer in an order of receipt; identifying packets as having respective packet types from a plurality of packet types; and transferring packets out of the first-in-a first-out buffer according to the order of receipt, and according to the packet type so that packets having a particular packet type are transferred out of the order of receipt relative to packets having another packet type.”); claim 18 (same); claim 19 (same); claim 21 (same); claim 22 (same); <u>see also</u> claim 1; claim 2; claim 3; claim 6; claim 7; claim 8; claim 9; claim 10; claim 11; claim 12; claim 13; claim 15,	1 <u>PROPOSED CONSTRUCTION:</u> A First-In-First-Out or “FIFO” storage device. <u>DICTIONARY/TREATISE</u> <u>DEFINITIONS:</u> <u>Newton's Telecom:</u> “ Buffer 1. In data transmission, a buffer is a temporary storage location for information being sent or received.” “ FIFO First In, first Out . . . FIFO . . . is a term used in data communications. It is a buffering scheme in which the first byte of data that enters the buffer is also the first byte retrieved by the CPU. This scheme is used . . . because it closely mimics the way serial data is actually transmitted; that is, one bit at a time.” <u>INTRINSIC EVIDENCE:</u> ‘625 patent, col. 1, lines 13- 67 (“[N]etwork interfaces are typically based on a first-in-first-out (FIFO) buffer. . . The FIFO structure in network interface cards suffers the disadvantage that [it] supports only sequential data transfer. Each packet being loaded will be unloaded through the same sequence determined by the	1 Realtek agrees that the ordinary meaning of buffer is “a memory for temporary storage of data.” However, Realtek reserves the right to rely on the proposed construction or any statement made by any party under the Patent Local Rules.

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28	Claim language (disputed terms in bold)	3Com's proposed construction and supporting evidence	D-Link's proposed construction and supporting evidence	Realtek's proposed construction and supporting evidence
		claim 18, claim 19, claim 21, claim 22, claim 23; claim 24; claim 25; claim 28; claim 29; claim 30; claim 31; claim 33; claim 34; claim 35; <u>Specification</u> : <u>see, e.g.</u> , col. 1:14-15 (“These network interfaces are typically based on a first-in-first-out (FIFO) buffer.”); <u>see also</u> figs. 1-8; col. 1:13-67; col. 3:17-35; col. 3:64-67; col. 4:1-9; col. 4:40-5:7; col. 5:8-12:48; col. 9:47-50; col. 12:49-13:8; col. 13:23-53; col. 2:5 – 3:12; col. 3:17-19; col. 3:29-33; col. 3:45-46; col. 3:61-67; col. 4:32-38; col. 4:40-43; col. 4:46-47; col. 4:53-54; col. 4:58-61; col. 5:4-7; col. 5:10-12; col. 5:35-36; col. 5:42-47; col. 5:64-66; col. 6:26-29; col. 7:6-8; col. 7:15-17; col. 7:20-23; col. 8:1-4; col. 11:58-67; col. 12:49-50; col. 13:39-42; col. 13:48-53; <u>see also</u> <u>Prosecution History</u> : Office Action, Feb. 2, 2001, p. 3; Office Action, Feb. 2, 2001, p. 4; Response to Office Action, May 1, 2001, p. 17-18; Response to Office Action, May 1, 2001, p. 19.	order of receipt of the packet. ... The present invention supports ... out of order processing of certain packets in the FIFO. In this manner, the optimized character of FIFO for sequential transfer is maintained, while particular types of packets are processed out of order to achieve minimum latency and maximum data security in an intelligent network interface card.”); ‘625 patent, col. 3, lines 17-35 (“The present invention improves network interfaces based on FIFO buffer structures. ... Priority packets can be transmitted or uploaded prior to normal packet traffic. ... Furthermore, normal packets, priority packets and IPsec packets can coexist in a FIFO-based structure.”); ‘625 patent, col. 3:64-67 (“FIG. 1 provides a conceptual diagram of an integrated circuit 10 including the logic for transferring data packets into and out of a FIFO buffer according to the present invention.”); ‘625 patent, col. 4:1-9, Fig. 1 (“FIFO 13”); ‘625 patent, col. 4:40-5:7, Fig. 2 (describing data structure of FIFO 13); ‘625 patent, col. 5:8-12:48, Figs. 3-7 (describing circuitry associated with FIFO 13); ‘625 patent, col. 9:47-50 (“Thus, according to this embodiment of the present invention, normal packets [and] priority packets can be supported in a single FIFO structure with out of order packet transfer logic.”); ‘625 patent, col. 12:49-13:8	

1	<i>Claim language (disputed terms in bold)</i>	<i>3Com's proposed construction and supporting evidence</i>	<i>D-Link's proposed construction and supporting evidence</i>	<i>Realtek's proposed construction and supporting evidence</i>
2		<p>right to rely on any document or statement made by any party under the Patent Local Rules.</p> <p>3Com's expert, Dr. Michael Mitzenmacher may provide an expert report or other form of testimony regarding the technology to which this term relates and how a person having ordinary skill in the art in the field of networking technology would understand this term. 3Com reserves the right to rely on testimony by any expert in this action.</p>	<p>(describing exemplary “single port memory [that] can be used for the FIFO packet buffer” shown in Fig. 1);</p> <p>‘625 patent, col. 13:23-53, Fig. 8 (describing “network interface card 813” including “transmit FIFO buffer 822” and “receive FIFO buffer 826”);</p> <p>‘625 patent, claim 15 (“A method for managing transfer of data packets between a host processor and a network, comprising: storing packets in a first-in-first-out buffer in an order of receipt....”);</p> <p>‘625 patent, claim 18 (same);</p> <p>‘625 patent, claim 19 (same);</p> <p>‘625 patent, claim 21 (same);</p> <p>‘625 patent, claim 22 (same);</p> <p>‘625 patent, claim 23 (“a buffer . . . which stores data packets . . . in an order of receipt.”);</p> <p>Prosecution History at DLINK 015386 (Response to First Official Action, dated May 1, 2001, p. 18)(“[T]he citation within the James reference upon which the examiner relies does not identify a FIFO buffer.”); Patents of Record, including U.S. Patent No. 5,212,778, col. 4:30-5:50, 7:30-57, 8:55-65, Figs. 1-5; U.S. Patent No. 5,828,835, Abstract, Col. 2:36-3:15, 10:34-11:20, 13:51-14:39, Figs. 8 and 13, Claims 1-4; <u>see also</u> U.S. Patent Nos. 4,783,730, 5,987,113, 6,138,189, 6,226,680.</p> <p><u>EXTRINSIC EVIDENCE:</u> Testimony of Dr. Doshi</p>	

1 Claim language (disputed terms in bold)	2 3Com's proposed construction and supporting evidence	3 D-Link's proposed construction and supporting evidence	4 Realtek's proposed construction and supporting evidence
		<p>which will be based upon the intrinsic and extrinsic evidence cited above, as well as his knowledge of the usage of the term in the relevant art at the time the patent was filed. Dr. Doshi may also comment on the applicability of evidence cited by 3Com in support of its construction for this term.</p> <p>Transcript of February 5, 2006 Deposition of Li-Jau Yang at 48:21-55:1 ("It would be one FIFO, versus multiple queues"); Ex. 5, p. DLINK 015320; 71:1-74:24; Ex. 6, pp.3COM016060-61, 66. Transcript of February 1, 2006 Deposition Patricia C. Cross at 20:13-21:22; Ex. 1, pp. 3COM0097931-933; 3COM0097944-945, 966-967.</p> <p>D-Link reserves the right to rely on any testimony or exhibit therein made or introduced during the course of any deposition.</p> <p>D-Link reserves the right to cite to any evidence cited by any party and to rely on any position taken by the parties under the Patent Local Rules.</p>	

22 5. U.S. Pat. No. 6,526,446

23 Claim language (disputed terms in bold)	24 3Com's proposed construction and supporting evidence	25 Realtek's proposed construction and supporting evidence
<p>24 “data download circuit”</p> <p>25 found in claim numbers:</p> <p>26 ‘446 patent: 26</p>	<p>24 <u>PROPOSED CONSTRUCTION</u>: A circuit that retrieves data from memory</p> <p>25 <u>DICTIONARY/TREATISE DEFINITIONS</u>: data: <u>Dictionary of Computing</u> (1st ed. 1983): Information that has been prepared, often in a particular format, for a specific purpose; <u>see also Microsoft Computer Dictionary</u> (5th ed. 2002): Plural of the</p>	<p>24 <u>PROPOSED CONSTRUCTION</u>: The circuitry that downloads data corresponding to the frame segment descriptor.</p> <p>25 <u>INTRINSIC EVIDENCE</u>:</p> <p>26 ‘446 patent at 8:28-38 (“With reference still to FIG. 2, <u>data download DMA circuit 212 utilizes the descriptors to retrieve and</u></p>

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28	Claim language (disputed terms in bold)	3Com's proposed construction and supporting evidence	Realtek's proposed construction and supporting evidence
		<p>Latin datum, meaning an item of information; <u>Dictionary of Computing</u> (3d ed. 1990): Information that has been prepared, often in a particularly format, for a specific purpose; <u>Webster's New World Computer Dictionary</u> (10th ed. 2003): Factual information (such as text, numbers, sounds, and images) in a form that can be processed by a computer. <u>McGraw-Hill Illustrated Telecom Dictionary</u> (2d ed. 2000): In the communications industry, data is anything that is transmitted or processed digitally; <u>download</u>: <u>The American Heritage Dictionary of the English Language</u> (4th ed. 2000): To transfer (data or programs) from a server or host computer to one's own computer or device; <u>circuit</u>: <u>The American Heritage Dictionary of the English Language</u> (4th ed. 2000): The combination of a number of electrical devices and conductors that, when interconnected to a form a conducting path, fulfill some desired function; <u>see also</u> <u>Dictionary of Computing</u> (1st ed. 1983): Circuit: 1. The combination of a number of electrical devices and conductors that, when interconnected to form a conducting path, fulfill some desired function. 2. A physical (electrical) connection used for communication. <u>Dictionary of Computing</u> (3d ed. 1990): Circuit: The combination of a number of electrical devices and conductors that, when interconnected to form a conducting path, fulfill some desired function.</p> <p><u>INTRINSIC EVIDENCE:</u> <u>Claims</u>: <u>see, e.g.</u>, claim 1 ("A circuit for implementing transmission control protocol segmentation, said circuit comprising: a segmentation circuit coupled to receive a descriptor from a host device which corresponds to data, said segmentation circuit utilizes said descriptor to generate a frame segment descriptor; a data download circuit coupled to said segmentation circuit to receive said frame segment descriptor, said data download circuit retrieves said data from a memory; and a medium access control circuit coupled to said data download circuit to receive said data in a frame segment."); claim 14 ("said data download circuit comprises a data download direct memory access circuit");</p>	<p><i>download the data file</i>, TCP templates, IP templates, and frame header stored within host memory 106. . . . <i>In other words, data download DMA circuit 212 receives the descriptor information from hardware queue 210 and uses it to retrieve the actual data stored within host memory 106."</i></p> <p>'446 patent, Abstract ("Hardware only transmission control protocol segmentation for a high performance network interface card. Specifically, one embodiment of the present invention includes a circuit for implementing transmission control protocol (TCP) segmentation. The circuit includes a segmentation circuit coupled to receive a descriptor from a host device which corresponds to data. <i>The segmentation circuit utilizes the descriptor to generate other descriptors that describe each frame segment. Furthermore, the circuit also includes a data download circuit coupled to the segmentation circuit to receive the frame segment descriptors. Specifically, the data download circuit retrieves the data from a memory. Moreover, the circuit includes a medium access control circuit coupled to the data download circuit to receive the data in a frame segment.</i>"")</p> <p>'446 patent, Fig. 2 (showing Host Driver 202, Descriptor DMA 204, Segmentation State Machine 208, Hardware Queue 210, Data Download DMA 212, etc.)</p> <p>'446 patent, Fig. 4 ("receiving from a host device a descriptor signal corresponding to data stored within memory; <i>using the descriptor signal to generate a frame segment descriptor; receiving the data from the memory using a data download circuit, etc.</i>")</p> <p><u>DICTIONARY/TREATISE DEFINITIONS:</u> <u>circuit</u></p> <p><u>Newton's Telecom Dictionary</u> (eleventh ed., 1996)</p> <p>Circuit: The physical connection (or path) of channels, conductors and equipment between two given points through which an electric current may be established. Includes both sending and receiving capabilities. A circuit can also be a network of circuit elements, such as resistors, inductors,</p>

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28	Claim language (disputed terms in bold)	3Com's proposed construction and supporting evidence	Realtek's proposed construction and supporting evidence
		<p>see <u>also</u> claim 4; claim 8; claim 15; claim 16; claim 18; claim 25; claim 26; <u>Specification</u>: Fig. 2; Fig. 4; col. 2:29-34; col. 2:52-57; col. 2:54-67; col. 8:28-38.</p> <p><u>EXTRINSIC EVIDENCE</u>: U.S. Patent Nos. 5,307,459, 5,434,872; 5,732,094; 6,327,625; and 6,570,884.</p> <p>3Com reserves the right to rely on any testimony or exhibit therein made or introduced during the course of any deposition.</p> <p>3Com reserves the right to cite to any evidence cited by any party and reserves the right to rely on any document or statement made by any party under the Patent Local Rules.</p> <p>3Com's expert, Dr. Michael Mitzenmacher may provide an expert report or other form of testimony regarding the technology to which this term relates and how a person having ordinary skill in the art in the field of networking technology would understand this term. 3Com reserves the right to rely on testimony by any expert in this action.</p>	<p>capacitors, semiconductors, etc., that performs a specific function. A circuit can also be a closed path through which current can flow.</p> <p><u>The American Heritage Dictionary of the English Language</u> (4th ed. 2000) The combination of a number of electrical devices and conductors that, when interconnected to a form a conducting path, fulfill some desired function.</p> <p><u>download</u></p> <p><u>The American Heritage Dictionary of the English Language</u> (4th ed. 2000) To transfer (data or programs) from a server or host computer to one's own computer or device.</p> <p>Realtek reserves the right to rely on any statement made by any party under the Patent Local Rules.</p> <p><u>EXTRINSIC EVIDENCE</u>: Inventor Testimony of Li-Jau Yang (2/5/06): "Q. Looking down around line 58, it says, "In step 406 of figure 4, within the present embodiment, a data download circuit receives the data from the memory. It should be appreciated that the data download circuit uses the frame segment descriptor to retrieve the data from memory." What's a data download circuit? MR. STERN: Objection; foundation, competency. The document speaks for itself. THE WITNESS: It -- it is a DMA download logic. BY MS. RADER: Q. This is DMA logic? A. Right. Q. DMA download logic. And how does the DMA download logic use the frame segment descriptor to retrieve the data from memory? MR. STERN: Same objections. THE WITNESS: If you could -- it would use the pointer, as you already mentioned earlier, to retrieve the data from the host memory. BY MS. RADER: Q. So does the frame segment descriptor tell it the location in the host memory to go to find the data? Is that right? MR. STERN: Same objections; objection to the characterization. THE WITNESS: In this particular application, and based on what I've read so far, yes.</p>

1	Claim language (disputed terms in bold)	3Com's proposed construction and supporting evidence	Realtek's proposed construction and supporting evidence
2	“ a descriptor signal which corresponds to data stored within memory ”	<p>PROPOSED CONSTRUCTION: A descriptor signal which describes data stored within host memory.</p> <p><u>DICTIONARY/TREATISE DEFINITIONS:</u> See “indication signal” in subsection 1 for definitions of “signal,” “buffer memory” in subsection 1 for definitions of “memory,” and “data download circuit” in this subsection for definitions of “data”; <u>descriptor</u>: <u>The American Heritage Dictionary of the English Language</u> (4th ed. 2000):</p> <p>A word, phrase, or alphanumeric character used to identify an item in an information storage and retrieval system; <u>Dictionary of Computing</u> (1st ed. 1983): Stored information that describes how other information is stored, e.g. in an array, record, or file. By referring to the descriptor, a program can interpret the other data; <u>IBM Dictionary of Computing</u> (10th ed. 1993): A word or phrase used to categorize or index information; <u>Microsoft Computer Dictionary</u> (5th ed. 2002): In programming, a piece of stored information used to describe something else, often in terms of structure, content, or some other property; <u>Dictionary of Computing</u> (3d ed. 1990):</p> <p>Stored information that describes how other information is stored, e.g. in an array, record, or file. By referring to the descriptor, a program can interpret the other data;</p> <p><u>correspond</u>: <u>The American Heritage Dictionary of the English Language</u> (4th ed. 2000): To be in agreement, harmony, or conformity. To be similar or equivalent in character, quantity, origin, structure, or function: English navel corresponds to Greek omphalos. See Synonyms at agree. To communicate by letter, usually over a period of time;</p> <p><u>INTRINSIC EVIDENCE:</u> <u>Claims</u>: claim 1; claim 26; <u>Specification</u>: see, e.g., figs. 2-5; col. 2:43-46 (“the circuit includes a retriever circuit coupled to receive the first signal from the host device which indicates where a descriptor is located within the host memory. The retriever circuit also retrieves the descriptor which describes data stored within the host</p>	<p>PROPOSED CONSTRUCTION: A signal indicating where the corresponding data is in the host memory.</p> <p><u>INTRINSIC EVIDENCE:</u></p> <p>‘446 patent at 5:66-6:6 (“Referring to FIG. 2, a host driver 202 running on processor 106 of host system 100 is responsible for creating a descriptor for a data file stored within host memory 106 which is to be eventually transferred by network interface card (NIC) 118 over network 120. The descriptor includes information about where the data file is stored within host memory 106, the size of the data file, along with other information.”)</p> <p>‘446 patent at 6:19-22 (“More specifically, the descriptor structure prepared by host driver 202 consists of control words, fragment address, and fragment length. The control words contain packet related information and flags.”)</p> <p>‘446 patent, Abstract (“Hardware only transmission control protocol segmentation for a high performance network interface card. . . . The circuit includes a segmentation circuit coupled to receive a descriptor from a host device which corresponds to data. The segmentation circuit utilizes the descriptor to generate other descriptors that describe each frame segment. . . .”)</p> <p>Fig. 4 (showing separate steps, including “receiving from a host device a descriptor signal corresponding to data stored within memory”)</p> <p><u>DICTIONARY/TREATISE DEFINITIONS:</u></p> <p><u>Dictionary of Computing</u> (3d ed. 1990):</p> <p>Stored information that describes how other information is stored, e.g. in an array, record, or file. By referring to the descriptor, a program can interpret the other data.</p> <p><u>The American Heritage Dictionary of the English Language</u> (4th edition, 2000):</p> <p>A word, phrase, or alphanumeric character used to identify an item in an information storage and retrieval system.</p>

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28	Claim language (disputed terms in bold)	3Com's proposed construction and supporting evidence	Realtek's proposed construction and supporting evidence
		<p>memory."); <u>see also</u> col. 2:25-42; col. 2:47-62; col. 5:66-6:32; 6:19-22; col. 6:51-55; col. 10:40-42.</p> <p><u>EXTRINSIC EVIDENCE:</u> U.S. Patent Nos. 5,307,459, 5,434,872; 5,732,094; 6,327,625; and 6,570,884.</p> <p>3Com reserves the right to rely on any testimony or exhibit therein made or introduced during the course of any deposition.</p> <p>3Com reserves the right to cite to any evidence cited by any party and reserves the right to rely on any document or statement made by any party under the Patent Local Rules.</p> <p>3Com's expert, Dr. Michael Mitzenmacher may provide an expert report or other form of testimony regarding the technology to which this term relates and how a person having ordinary skill in the art in the field of networking technology would understand this term. 3Com reserves the right to rely on testimony by any expert in this action.</p>	<p><u>IBM Dictionary of Computing</u> (10th ed. 1993): A word or phrase used to categorize or index information.</p> <p>Realtek reserves the right to rely on any statement made by any party unde</p> <p><u>ETRINSIC EVIDENCE:</u> Inventor Testimony of Li-Jau Yang (2/5/06): "Q. Okay. So what's your understanding of the phrase that I just referred to, which is "a descriptor signal corresponding to data stored within memory"? MR. STERN: Objection; competency, foundation, asked and answered, calls for opinion testimony, and the document speaks for itself. THE WITNESS: That descriptor is the entry written into the queue. And as -- as a -- as a result of that write operation, that will make the FIFO not empty. And that -- that descriptor signal is pretty much stand for if FIFO is empty or not. So I hope this clarification ends all the questioning you have. BY MR. YANG: Q. Okay. And I hope the same, too. But let me just clarify a little bit. So you're saying that the descriptor signal we have been talking about is a status indication of the FIFO? A. That's correct." Yang Depo. Tr. (2/5/06) at 233:18-234:12.</p> <p>"Q. Okay. So that signal itself, which is the descriptor signal and which is also a 0 and 1, doesn't have -- doesn't have any other information other than a 0 or 1? A. That's correct." Yang Depo. Tr. (2/5/06) at 239:17-21.</p>

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28	Claim language (disputed terms in bold)	3Com's proposed construction and supporting evidence	Realtek's proposed construction and supporting evidence
		<p>other descriptors that describe each frame segment."); Fig. 4; col. 1:44-46; col. 2:27-37; col. 2:50-54; col. 2:63-65; col. 3:17-21; col. 3:23-26; col. 6:28-29; col. 6:63-67; col. 6:58-7:14; col. 7:5-8; col. 7:10-13; col. 7:28-31; col. 7:44-48; col. 7:48-50; col. 7:50-52; col. 7:52-54; col. 7:54-56; col. 7:58-60; col. 7:60-63; col. 7-8:66-3; col. 8:6-8; col. 8:8-10; col. 8:29-32; col. 8:45-47; col. 8:47-52; col. 8:52-54; col. 8:54-62; col. 8:62-66; col. 8-9:68-3; col. 9:3-5; col. 9:29-30; col. 9:30-32; col. 9:32-33; col. 9:33-35; col. 9:58-61; col. 9-10:64-2; col. 10:2-4; col. 10:6-9; col. 10:15-18; col. 10:18-20; col. 10:20-24; col. 10:44-57; col. 11:1-4; col. 11:34-36; col. 11:36-38; col. 11:40-42; col. 11:51-55.</p> <p><u>EXTRINSIC EVIDENCE:</u></p> <p>U.S. Patent Nos. 5,307,459, 5,434,872; 5,732,094; 6,327,625; and 6,570,884.</p> <p>3Com reserves the right to rely on any testimony or exhibit therein made or introduced during the course of any deposition.</p> <p>3Com reserves the right to cite to any evidence cited by any party and reserves the right to rely on any document or statement made by any party under the Patent Local Rules.</p> <p>3Com's expert, Dr. Michael Mitzenmacher may provide an expert report or other form of testimony regarding the technology to which this term relates and how a person having ordinary skill in the art in the field of networking technology would understand this term. 3Com reserves the right to rely on testimony by any expert in this action.</p>	<p><i>another set of descriptors wherein each descriptor describes a fragment or a segment of the data file. In other words, the data file stored within host memory 106 is virtually segmented down into a number of frames. Within the present embodiment, each of the descriptors created by TCP segmentation state machine 208 is going to contain a pointer to a location in host memory 106 where a reusable "template" for the IP header is stored. Furthermore, each descriptors is also going to contain a pointer to a location in host memory 106 where a reusable "template" for the TCP header is stored. Additionally, each of the descriptors would also include a control word along with pointers to where the data file (payload) is stored within host memory 106. Also, each descriptor contains a pointer to a location in host memory 106 where a reusable template for the Medium Access Control (MAC) header is stored. These descriptors are then transmitted by TCP segmentation state machine 208 to hardware queue 210 for temporary storage. . .</i></p> <p><i>As such, TCP segmentation state machine 208 transmits the revised structure descriptors to hardware queue 210 where they are temporarily stored. This revised structure descriptor information stored within hardware queue 210 will subsequently be used by data download DMA circuit 212 to transfer data.")</i></p> <p><i>'446 patent, Abstract ("Hardware only transmission control protocol segmentation for a high performance network interface card. Specifically, one embodiment of the present invention includes a circuit for implementing transmission control protocol (TCP) segmentation. The circuit includes a segmentation circuit coupled to receive a descriptor from a host device which corresponds to data. The segmentation circuit utilizes the descriptor to generate other descriptors that describe each frame segment. Furthermore, the circuit also includes a data download circuit coupled to the segmentation circuit to receive the frame segment descriptors. Specifically, the data download circuit retrieves the data from a memory. Moreover, the circuit includes a medium access control circuit</i></p>

1 Claim language (disputed terms in bold)	2 3Com's proposed construction and 3 supporting evidence	4 Realtek's proposed construction and 5 supporting evidence
		6 coupled to the data download circuit <i>to receive the data in a frame segment.</i> 7 ")
		8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 '446 patent, Fig. 4 ("receiving from a host device a descriptor signal corresponding to data stored within memory; <i>using the descriptor signal to generate a frame segment descriptor; receiving the data from the memory using a data download circuit, etc.</i>)
		23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 229 230 231 232 233 234 235 236 237 238 239 239 240 241 242 243 244 245 246 247 248 249 249 250 251 252 253 254 255 256 257 258 259 259 260 261 262 263 264 265 266 267 268 269 269 270 271 272 273 274 275 276 277 278 279 279 280 281 282 283 284 285 286 287 288 289 289 290 291 292 293 294 295 296 297 298 299 299 300 301 302 303 304 305 306 307 308 309 309 310 311 312 313 314 315 316 317 318 319 319 320 321 322 323 324 325 326 327 328 329 329 330 331 332 333 334 335 336 337 338 339 339 340 341 342 343 344 345 346 347 348 349 349 350 351 352 353 354 355 356 357 358 359 359 360 361 362 363 364 365 366 367 368 369 369 370 371 372 373 374 375 376 377 378 379 379 380 381 382 383 384 385 386 387 388 389 389 390 391 392 393 394 395 396 397 398 399 399 400 401 402 403 404 405 406 407 408 409 409 410 411 412 413 414 415 416 417 418 419 419 420 421 422 423 424 425 426 427 428 429 429 430 431 432 433 434 435 436 437 438 439 439 440 441 442 443 444 445 446 447 448 449 449 450 451 452 453 454 455 456 457 458 459 459 460 461 462 463 464 465 466 467 468 469 469 470 471 472 473 474 475 476 477 478 479 479 480 481 482 483 484 485 486 487 488 489 489 490 491 492 493 494 495 496 497 498 499 499 500 501 502 503 504 505 506 507 508 509 509 510 511 512 513 514 515 516 517 518 519 519 520 521 522 523 524 525 526 527 528 529 529 530 531 532 533 534 535 536 537 538 539 539 540 541 542 543 544 545 546 547 548 549 549 550 551 552 553 554 555 556 557 558 559 559 560 561 562 563 564 565 566 567 568 569 569 570 571 572 573 574 575 576 577 578 579 579 580 581 582 583 584 585 586 587 588 589 589 590 591 592 593 594 595 596 597 598 599 599 600 601 602 603 604 605 606 607 608 609 609 610 611 612 613 614 615 616 617 618 619 619 620 621 622 623 624 625 626 627 628 629 629 630 631 632 633 634 635 636 637 638 639 639 640 641 642 643 644 645 646 647 648 649 649 650 651 652 653 654 655 656 657 658 659 659 660 661 662 663 664 665 666 667 668 669 669 670 671 672 673 674 675 676 677 678 679 679 680 681 682 683 684 685 686 687 688 688 689 689 690 691 692 693 694 695 696 697 698 699 699 700 701 702 703 704 705 706 707 708 709 709 710 711 712 713 714 715 716 717 718 719 719 720 721 722 723 724 725 726 727 728 729 729 730 731 732 733 734 735 736 737 738 739 739 740 741 742 743 744 745 746 747 748 749 749 750 751 752 753 754 755 756 757 758 759 759 760 761 762 763 764 765 766 767 768 769 769 770 771 772 773 774 775 776 777 778 779 779 780 781 782 783 784 785 786 787 788 788 789 789 790 791 792 793 794 795 796 797 798 799 799 800 801 802 803 804 805 806 807 808 809 809 810 811 812 813 814 815 816 817 818 819 819 820 821 822 823 824 825 826 827 828 829 829 830 831 832 833 834 835 836 837 838 839 839 840 841 842 843 844 845 846 847 848 849 849 850 851 852 853 854 855 856 857 858 859 859 860 861 862 863 864 865 866 867 868 869 869 870 871 872 873 874 875 876 877 878 879 879 880 881 882 883 884 885 886 887 888 888 889 889 890 891 892 893 894 895 896 897 898 899 899 900 901 902 903 904 905 906 907 908 909 909 910 911 912 913 914 915 916 917 918 919 919 920 921 922 923 924 925 926 927 928 929 929 930 931 932 933 934 935 936 937 938 939 939 940 941 942 943 944 945 946 947 948 949 949 950 951 952 953 954 955 956 957 958 959 959 960 961 962 963 964 965 966 967 968 969 969 970 971 972 973 974 975 976 977 978 979 979 980 981 982 983 984 985 986 987 988 988 989 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1088 1089 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1098 1099 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1188 1189 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1198 1199 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1288 1289 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1298 1299 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1388 1389 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1398 1399 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1488 1489 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1498 1499 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548 1549 1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1579 1580 1581 1582 1583 1584 1585 1586 1587 1588 1588 1589 1589 1590 1591 1592 1593 1594 1595 1596 1597 1598 1598 1599 1599 1600 1601 1602 1603 1604 1605 1606 1607 1608 1609 1609 1610 1611 1612 1613 1614 1615 1616 1617 1618 1619 1619 1620 1621 1622 1623 1624 1625 1626 1627 1628 1629 1629 1630 1631 1632 1633 1634 1635 1636 1637 1638 1639 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648 1649 1649 1650 1651 1652 1653 1654 1655 1656 1657 1658 1659 1659 1660 1661 1662 1663 1664 1665 1666 1667 1668 1669 1669 1670 1671 1672 1673 1674 1675 1676 1677 1678 1679 1679 1680 1681 1682 1683 1684 1685 1686 1687 1688 1688 1689 1689 1690 1691 1692 1693 1694 1695 1696 1697 1698 1698 1699 1699 1700 1701 1702 1703 1704 1705 1706 1707 1708 1709 1709 1710 1711 1712 1713 1714 1715 1716 1717 1718 1719 1719 1720 1721 1722 1723 1724 1725 1726 1727 1728 1729 1729 1730 1731 1732 1733 1734 1735 1736 1737 1738 1739 1739 1740 1741 1742 1743 1744 1745 1746 1747 1748 1749 1749 1750 1751 1752 1753 1754 1755 1756 1757 1758 1759 1759 1760 1761 1762 1763 1764 1765 1766 1767 1768 1769 1769 1770 1771 1772 1773 1774 1775 1776 1777 1778 1779 1779 1780 1781 1782 1783 1784 1785 1786 1787 1788 1788 1

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28	Claim language (disputed terms in bold)	3Com's proposed construction and supporting evidence	D-Link's proposed construction and supporting evidence	Realtek's proposed construction and supporting evidence
	<p>numbers: ‘884 patent: 1</p> <p><u>DICTIONARY/TREATISE</u> <u>DEFINITIONS:</u> <u>See “buffer,”</u> in subsection 1 for definitions of that term and Part I.A for the agreed upon definition of “port”; store: <u>The American Heritage Dictionary of the English Language (4th Ed. 2000)</u>: v. Computer Science. To copy (data) into memory or onto a storage device, such as a hard disk.</p> <p><u>INTRINSIC EVIDENCE:</u> <u>Claims:</u> <u>see, e.g.,</u> claim 3 (3: “The interface of claim 2, wherein the buffer includes memory for a plurality of packets having a typical size.”); claim 23 (“23: The interface of claim 21, wherein the buffer includes memory for a plurality of packets having a typical size.”); <u>see also</u> claim 1; claim 13; claim 16; claim 21; claim 22; claim 40; <u>Specification:</u> <u>see, e.g.,</u> col. 3:11-29; col. 4:61-65, Fig. 2; col. 5:38-42, Fig. 3; col. 6:38-42; col. 6:58-7:34, Fig. 5; col. 8:63-9:27; col. 10:23-29; <u>see also</u> <u>Prosecution History:</u> Response to Office Action, May 14, 2001, p. 2; Response to Office Action, May 14, 2001, p. 6; Response to Office Action, Oct. 26, 2001, p. 2; Final Office Action, Mar. 20, 2002, p. 7; Final Office Action, Mar. 20, 2002, p. 8; RCE and Amendment, Aug. 15, 2002, pp. 10-12; Response to Office Action, Jan. 22, 2003, p. 11; Response to Office Action, Jan. 22, 2003, p. 13-14; Notice of Allowance, Feb. 2, 2003, p. 2.</p> <p><u>EXTRINSIC EVIDENCE:</u> U.S. Patent Nos. 5,307,459,</p>	<p>packets.</p> <p><u>DICTIONARY/TREATISE</u> <u>DEFINITIONS:</u> <u>Newton's Telecom:</u> “Buffer 1. In data transmission, a buffer is a temporary storage location for information being sent or received.” “Packet Buffer Memory set aside for storing a packet awaiting transmission or for storing a received packet.”</p> <p><u>INTRINSIC EVIDENCE:</u> ‘884 patent col. 1:66-2:16 (“In particular, the present invention provides an interface that comprises the first port on which incoming data is received at the data transfer rate of the network, a buffer coupled to the port that stores received packets, and a second port coupled with the buffer through which transfer of packets to the host is executed. Packet filters are coupled to the first port which identifies packets being stored in the buffer that have one of the plurality of variant formats. A processor is coupled with the buffer as well, and is responsive to the packet filter to process identified packets in the buffer. In this manner, the processor is able to operate at a slower speed, such that the processing time for a typical packet is greater than the amount of time that is consumed by storing a typical packet in the buffer. Because the processor is only required to handle packets identified by the dedicated packet filter logic, it need not have the capability to keep up with</p>	<p>rely on any proposed construction or any statement made by any party under the Patent Local Rules.</p>	

1 2	Claim language (disputed terms in bold)	3Com's proposed construction and supporting evidence	D-Link's proposed construction and supporting evidence	Realtek's proposed construction and supporting evidence
3		5,434,872; 5,732,094; 6,327,625; and 6,526,446.		
4 5 6		3Com reserves the right to rely on any testimony or exhibit therein made or introduced during the course of any deposition.		
7 8 9 10		3Com reserves the right to cite to any evidence cited by any party and reserves the right to rely on any document or statement made by any party under the Patent Local Rules.		
11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28		3Com's expert, Dr. Michael Mitzenmacher may provide an expert report or other form of testimony regarding the technology to which this term relates and how a person having ordinary skill in the art in the field of networking technology would understand this term. 3Com reserves the right to rely on testimony by any expert in this action.	the entire data stream."); '884 patent col. 3:11-29 ("When a particular packet in the FIFO buffer reaches a stage for upload to the host computer, the logic on the network interface card issues an interrupt to the processor on the network interface card if a flag is set. In response to the interrupt, the packet in the FIFO buffer is processed locally on the network interface card. If the FIFO buffer overflows during the processing of the packet, then packets may be lost. However, because of the relatively small number of packets to be processed by the local processor, very few packets will be lost in the typical network."); '884 patent col. 4:61-65, Fig. 2; '884 patent col. 5:38-42, Fig. 3; '884 patent col. 6:38-42; '884 patent col. 6:58-7:34, Fig. 5 ("FIG. 5 illustrates the processing which occurs upon interrupting the processor, and the handling of the packet by the processor. The process begins when a packet is at the top of the receive FIFO by testing the packet header (block 400). The logic determines whether a pattern match bit is set (block 41). If the pattern match bit is set, then the processor is interrupted and the receive FIFO is stalled (block 402). Other incoming packets may still be stored in the FIFO, until it overflows. In a typical case, the processor is able to handle the packet, before a FIFO overflow condition occurs. ... Upon completion	

1	<i>Claim language (disputed terms in bold)</i>	<i>3Com's proposed construction and supporting evidence</i>	<i>D-Link's proposed construction and supporting evidence</i>	<i>Realtek's proposed construction and supporting evidence</i>
2			<p>of processing, the FIFO is "un-stalled" to begin continued handling of the data flow (block 405). After restarting the FIFO, the process proceeds (block 406) with handling packets in the data stream. If the pattern match bit was not set a block 401, then the process branches to block 406 directly. Alternative implementations are possible here. For example, the system could issue an interrupt to the processor as soon as the match is detected, rather than waiting for the packet to get to the top of the FIFO. An immediate interrupt could result in more than one packet interrupting the processor and require some kind of stack or other control construct to specify where the corresponding packets were.”)</p> <p>‘884 patent col. 8:63-9:27 (“After examining the matched packet, the ARM7 processor can instruct the upload state machine to either transfer the packet to the host or to discard it. All packets behind the matched packet will not be uploaded to the host until the ARM7 processor has completely processed the matched packet. If the processor takes too long to process the matched packet, and other incoming packets continue to be received off the network, the overflow condition may occur in the receive FIFO and result in dropping incoming packets. The expectation is that this problem can be avoided under most reasonable network traffic conditions since most of the packets</p>	

1 2	3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28	Claim language (disputed terms in bold) 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28	3Com's proposed construction and supporting evidence 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28	D-Link's proposed construction and supporting evidence 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28	Realtek's proposed construction and supporting evidence 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28	Claim language (disputed terms in bold)	3Com's proposed construction and supporting evidence	D-Link's proposed construction and supporting evidence	Realtek's proposed construction and supporting evidence
			<p>rely on any testimony or exhibit therein made or introduced during the course of any deposition.</p> <p>D-Link reserves the right to cite to any evidence cited by any party and to rely on any position taken by the parties under the Patent Local Rules.</p>	
	<p>“read and process data in the identified packets from the buffer”</p> <p>found in claim numbers:</p> <p>‘884 patent: 1</p>	<p><u>PROPOSED CONSTRUCTION:</u> from the buffer</p> <p><u>DICTIONARY/TREATISE DEFINITIONS:</u> <u>See “buffer,”</u> in subsection 1.</p> <p><u>INTRINSIC EVIDENCE:</u> <u>Claims:</u> <u>see, e.g.,</u> claim 13 (“logic which signals the second logic to process the data after at least part of the identified packet is stored in the buffer”); claim 14 (“logic which signals the second logic to process the data after the identified packet is stored in the buffer”); <u>see also</u> claims 1-12; claims 14-15; claim 21; claim 40; <u>Specification:</u> figs. 1-5; col. 6:38-40 (“In an alternative embodiment, the packet is supplied in parallel to a RAM buffer which is independent of the receive FIFO”); Fig. 5; 6:36-37; 3:19-26; 6:58-7:7; 10:22-29; 10:35-38; <u>see also Prosecution History:</u> Amendment, October 26, 2001, p. 2; RCE and Amendment, Aug. 15, 2002, p. 7; RCE and Amendment, Aug. 15, 2002, p. 11; RCE and Amendment, Aug. 15, 2002, p. 12; Response to Office Action, Jan. 22, 2003, p. 8; Response to Office Action, Jan. 22, 2003, p. 13-14; Notice of Allowance, Feb. 2, 2003, p. 2.</p>	<p><u>PROPOSED CONSTRUCTION:</u> while the packets are in the buffer</p> <p><u>INTRINSIC EVIDENCE:</u> ‘884 patent col. 6:36-37; Fig. 3 (“The processor accesses the packet from the receive FIFO 201 for processing.”); ‘884 patent at 3:19-26 (“When a particular packet in the FIFO buffer reaches a stage for upload to the host computer, the logic on the network interface card issues an interrupt to the processor on the network interface card if a flag is set. In response to the interrupt, the packet in the FIFO buffer is processed locally on the network interface card. If the FIFO buffer overflows during the processing of the packet, then packets may be lost.”); ‘884 patent col. 6:58-7:7; Fig. 5 (“If the pattern match bit is set, then the processor is interrupted and the receive FIFO is stalled (block 402). ... Upon receiving the interrupt, the processor handles the packet (block 403). As result of the packet handling process, the processor decides whether to discard the packet, modify the packet, or do nothing allowing the packet to proceed unchanged to the host</p>	<p><u>PROPOSED CONSTRUCTION:</u> while the packets are in the buffer</p> <p><u>INTRINSIC EVIDENCE:</u> ‘884 patent at 6:36-37 (“<i>The processor accesses the packet from the receive FIFO 201 for processing.</i>”)</p> <p>‘884 File History, Bates No. 3COM11713, lines 6-8 (“The present invention is directed to a network interface which <i>has logic to process packets in the frame buffer</i> that are identified by a packet filter as having a particular format, <i>before the packets are transferred</i> to the host processor to which they are addressed.”)</p> <p>‘884 patent at 3:19-26 (“When a particular packet in the FIFO buffer reaches a stage for upload to the host computer, the logic on the network interface card issues an interrupt to the processor on the network interface card if a flag is set. <i>In response to the interrupt, the packet in the FIFO buffer is processed locally on the network interface card.</i> If the FIFO buffer overflows during the processing of the packet, then packets may be lost.”)</p> <p>‘884 patent at 6:58-7:7; Fig.</p>

1	Claim language (disputed terms in bold)	2	3Com's proposed construction and supporting evidence	D-Link's proposed construction and supporting evidence	Realtek's proposed construction and supporting evidence
3		4	<u>EXTRINSIC EVIDENCE:</u> U.S. Patent Nos. 5,307,459, 5,434,872; 5,732,094; 6,327,625; and 6,526,446.	5 (block 404.”); ‘884 patent col. 8:67-9:24 (“Once the packet advances to the front of the FIFO, an interrupt is generated to the ARM7 processor specifying that a packet pattern match has occurred and which engine has the match. The ARM7 processor reads a read pointer register, which controls the receive FIFO upload operation, for the starting address of the matched packet in the receive FIFO. During the processing of the matched packet, the ARM7 processor has a limited amount of time to decide what to do with the matched packet All packets behind the matched packet will not be uploaded to the host until the ARM7 processor has completely processed the matched packet. If the processor takes too long to process the matched packet, and other incoming packets continue to be received off the network, the overflow condition may occur in the receive FIFO and result in dropping incoming packets. The expectation is that this problem can be avoided under most reasonable network traffic conditions since most of the packets the ARM7 processor needs to examine are short, and a block 2 K bytes of receive FIFO provides about 160 us at 100 Mbps for the processor to make the final decision.”); ‘884 patent col. 10:22-29 (“To read the packet data, the ARM7 must determine where the start and end of the data is. The address of the first word of packet data for the packet at the top of	6 (“FIG. 5 illustrates the processing which occurs upon interrupting the processor, and the handling of the packet by the processor. <i>The process begins when a packet is at the top of the receive FIFO</i> by testing the packet header (block 400). The logic determines whether a pattern match bit is set (block 41). <i>If the pattern match bit is set, then the processor is interrupted and the receive FIFO is stalled</i> (block 402). Upon receiving the interrupt, the processor handles the packet (block 403). Upon completion of processing, <i>the FIFO is “un-stalled” to begin continued handling of the data flow</i> (block 405).”)
7		8	9 3Com reserves the right to rely on any testimony or exhibit therein made or introduced during the course of any deposition.	10 3Com reserves the right to cite to any evidence cited by any party and reserves the right to rely on any document or statement made by any party under the Patent Local Rules.	11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 ‘884 patent col. 10:22-29 (“To read the packet data, the ARM7 must determine where the start and end of the data is. The address of the first word of packet data for the packet at the top of
					‘884 patent col. 10:35-38 (“When pattern matching is enabled, the ARM7 may wish to examine the contents of the packet which was matched. To do this it must read the data out of the receive FIFO.”); Prosecution History at

1	Claim language (disputed terms in bold)	2	3Com's proposed construction and supporting evidence	D-Link's proposed construction and supporting evidence	Realtek's proposed construction and supporting evidence																								
3		4		5	the receive FIFO is 6 contained in a pointer 7 register associated with the 8 FIFO. The end of the 9 current packet is determined 10 by reading another pointer 11 register, which points to the 12 first byte after the last valid 13 byte in the packet at the top 14 of the receive FIFO. The 15 data in the FIFO can then be 16 read.”); 17 ‘884 patent col. 10:35-38 18 (“When pattern matching is 19 enabled, the ARM7 may 20 wish to examine the 21 contents of the packet which 22 was matched. To do this it 23 must read the data out of the 24 receive FIFO.”); 25 Prosecution History at 26 DLINK 015519 (Response 27 to Second Official Action, 28 dated October 26, 2001, p. 2) (“The present invention is directed to a network interface which has logic to process packets in the frame buffer that are identified by a packet filter as having a particular format, before the packets are transferred to the host processor to which they are addressed.”). <u>EXTRINSIC EVIDENCE:</u> Testimony of Dr. Doshi which will be based upon the intrinsic and extrinsic evidence cited above, as well as his knowledge of the usage of the term in the relevant art at the time the patent was filed. Dr. Doshi may also comment on the applicability of evidence cited by 3Com in support of its construction for this term. Transcript of February 1, 2006 Deposition Patricia C. Cross at 20:13-46:18; 60:22-61:13; 65:4-65:24;	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	DLINK 015519 (Response to Second Official Action, dated October 26, 2001, p. 2) (“The present invention is directed to a network interface which has logic to process packets in the frame buffer that are identified by a packet filter as having a particular format, before the packets are transferred to the host processor to which they are addressed.”). ‘884 File History, Bates No. 3COM11743 (Rule 1.121 Marked-Up Claims), lines 11-13 (“ <u>second</u> logic coupled with the buffer, and responsive to the packet filter to <u>read and process</u> <u>data in the identified</u> <u>packets from the buffer</u> , and to produce a data value <u>dependent on contents of the</u> <u>packet prior to transfer of</u> <u>the identified packets to the</u> <u>second port but the first</u> <u>logic.</u> ”) (underline text added to the claim during the prosecution of the ‘884 patent.) ‘884 patent, Fig. 5 (“ <u>402</u> <u>INTERRUPT</u> <u>PROCESSOR/STALL</u> <u>FIFO; 403 PROCESS</u> <u>PACKET; 404 DISCARD</u> <u>PARKET [sic], MODIFY</u> <u>PACKET, OR DO</u> <u>NOTHING TO PACKET;</u> <u>404 “UN-STALL” FIFO;</u> <u>406 PROCEED</u>) Realtek reserves the right to rely on any statement made by any party under the Patent Local Rules.

1	<i>Claim language (disputed terms in bold)</i>	<i>3Com's proposed construction and supporting evidence</i>	<i>D-Link's proposed construction and supporting evidence</i>	<i>Realtek's proposed construction and supporting evidence</i>
2			<p>115:7-13; Ex. 1, pp. 3COM0097931-938; Ex. 3, pp. 3COM016497-498, 500, 504-506; Ex. 4, pp. 3COM0079064-068, 112-120.</p> <p>D-Link reserves the right to rely on any testimony or exhibit therein made or introduced during the course of any deposition.</p> <p>D-Link reserves the right to cite to any evidence cited by any party and to rely on any position taken by the parties under the Patent Local Rules.</p>	

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

B. Claim Elements in Dispute as to Whether 35 U.S.C. § 112 ¶ 6 Applies

Claim element	3Com's proposed structures, acts, or materials to which the elements correspond	D-Link's proposed structures, acts, or materials to which the elements correspond	Realtek's proposed structures, acts, or materials to which the elements correspond
<p>“logic to transfer packets out of the buffer to the other of the first and second ports according to the order of receipt, and according to the respective packet types so that packets having a particular packet type are transferred out of the order of receipt, relative to packets having another packet type”</p> <p>found in claim numbers:</p> <p>‘625 patent: 23</p>	<p>3Com asserts that “logic” is a term of art that means “Circuitry and/or programming” rather than a term of claim drafting that invokes 35 U.S.C. § 112 ¶ 6. <u>See “transmit logic, responsive to the means . . .”</u> <i>supra</i> for DICTIONARY/TREATISE DEFINITIONS and EXTRINSIC EVIDENCE supporting 3Com’s construction of “logic.”</p> <p>The use of the word “means” in claim drafting creates a presumption that § 112 ¶ 6 governs, while the absence of the word “means” in a particular claim element creates a presumption that § 112 ¶ 6 is inapplicable.</p> <p>To the extent that the Court finds this element to be governed by 35 U.S.C. § 112 ¶ 6, such “logic” disclosed in the specification under 35 U.S.C. § 112 ¶ 6 includes, without limitation: “packet filter 14” (see fig. 1; col. 4, ln. 13); “FIFO(s) 13” (see fig. 1; col. 4, ln. 2-5, 14); “frame start header 16” (see fig. 1; col. 4, ln. 15); “frame start header 17” (see fig. 1; col. 4, ln. 18); “top packet data 18” (see fig. 1; col. 4, ln. 18); “IPsec queue 20” (see fig. 1; col. 4, ln. 21); “priority queue 21” (see fig. 1; col. 4, ln. 21-22); “packet download/receive control block 22” (see fig.</p>	<p>This claim element should be governed by 35 U.S.C. § 112 ¶ 6. The corresponding structure disclosed in the ‘625 patent consists of “IPsec queue 20” (fig. 1, col. 4:21), “priority queue 21” (fig. 1, col. 4:21-22), “packet upload/transmit control logic 24” (fig. 1, col. 4:26), “out of order packet transfer control block 25” (fig. 1, col. 4:28), “logic 26” (fig. 1, col. 4:29), “logic 27” (fig. 1, col. 4:30), “memory arbitration logic 28” (fig. 1, col. 4:34-35), “multiplexer 29” (fig. 1, col. 4:35), “packet transmit/upload logic 24” (fig. 5, col. 7:16); “idle state 200” (fig. 5, col. 7:17-18); “state 201” (fig. 5; col. 7:19); “path 202” (fig. 5, col. 7:25); “align pointer state 203” (fig. 5, col. 7:25); “branch 204” (fig. 5, col. 7:25); “state 205” (fig. 5, col. 7:26); “data transfer state 206” (fig. 5, col. 7:29); “branch 207” (fig. 5, col. 7:50); “retransmit state 208” (fig. 5, col. 7:51); “branch 209” (fig. 5, col. 7:55); “flush state 210” (fig. 5, col. 7:57); “branch 211” (fig. 5, col. 7:62); “transfer complete state 212” (fig. 5, col. 7:62-63); “idle state 150” (fig. 6, col. 8:52); “branch 151” (fig. 6, col. 8:55); “transfer state 152” (fig. 6, col. 8:58); “state 153” (fig. 6, col. 8:61); “state 154” (fig. 6, col. 8:62); “path 155” (fig.</p>	<p>Realtek does not dispute the applicability of 35 U.S.C. § 112 ¶ 6 to this claim element. However, Realtek identifies the following as the corresponding structure to the extent that the Court finds that 35 U.S.C. § 112 ¶ 6 governs this claim element.</p> <p>Fig. 1 – packet upload/transmit control 24, out of order packet transfer control 25, priority queue 21</p> <p>Fig. 5 – elements 200, 201, 202, 203, 204, 205, and 206</p> <p>Fig. 6 – elements 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 165, 167, 168, 169, 170, 171, 172, and 173</p> <p>Fig. 8 – ASIC 814, filters and processing resources 830, upload engine 825</p> <p>Realtek reserves the right to rely on any statement made by any party under the Patent Local Rules.</p>

1 2 3	Claim element	3Com's proposed structures, acts, or materials to which the elements correspond	D-Link's proposed structures, acts, or materials to which the elements correspond	Realtek's proposed structures, acts, or materials to which the elements correspond
4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28		1; col. 4, ln. 22-23); " IPsec packet processing resources 23 " (see fig. 1; col. 4, ln. 25); " packet upload/transmit control logic 24 " (see fig. 1; col. 4, ln. 26); " out of order packet transfer control block 25 " (see fig. 1; col. 4, ln. 28); " logic 26 " (see fig. 1; col. 4, ln. 29); " logic 27 " (see fig. 1; col. 4, ln. 30); " memory arbitration logic 28 " (see fig. 1; col. 4, ln. 34-35); " multiplexer 29 " (see fig. 1; col. 4, ln. 35); " idle state 100 " (see fig. 3; col. 5, ln. 10); " state 101 " (see fig. 3; col. 5, ln. 12); " state 102 " (see fig. 3; col. 5, ln. 14); " branch 103 " (see fig. 3; col. 5, ln. 20); " branch 104 " (see fig. 3; col. 5, ln. 21); " branch 105 " (see fig. 3; col. 5, ln. 22); " state 106 " (see fig. 3; col. 5, ln. 24); " state 107 " (see fig. 3; col. 5, ln. 29); " state 108 " (see fig. 3; col. 5, ln. 32); " state 120 " (see fig. 4; col. 6, ln. 32); " state 121 " (see fig. 4; col. 6, ln. 38); " state 122 " (see fig. 4; col. 6, ln. 46); " state 123 " (see fig. 4; col. 6, ln. 49); " state 124 " (see fig. 4; col. 6, ln. 54); " packet transmit/upload logic 24 " (see fig. 5; col. 7, ln 16); " idle state 200 " (see fig. 5; col. 7, ln 17-18); " state 201 " (see fig. 5; col. 7, ln 19); " path 202 " (see fig. 5; col. 7, ln 25); " align pointer state 203 " (see fig. 5; col. 7, ln 25); " branch 204 " (see fig. 5; col. 7, ln 25); " state 205 " (see fig. 5; col. 7, ln 26); " data	6, col. 8:66), " path 156 " (fig. 6, col. 9:3), " path 157 " (fig. 6, col. 9:3), " path 158 " (fig. 6, col. 9:3); " state 160 " (fig. 6, col. 9:9); " state 161 " (fig. 6, col. 9:14); " state 165 " (fig. 6, col. 9:17); " state 166 " (fig. 6, col. 9:18); " state 167 " (fig. 6, col. 9:19); " state 168 " (fig. 6, col. 9:24); " state 169 " (fig. 6, col. 9:26); " state 170 " (fig. 6, col. 9:27); " path 171 " (fig. 6, col. 9:30); " path 172 " (fig. 6, col. 9:31); " restore pointer path 173 " (fig. 6, col. 9:31); and " resources 830 " (fig. 8, col. 13:49).	

1 2 3	Claim element	3Com's proposed structures, acts, or materials to which the elements correspond	D-Link's proposed structures, acts, or materials to which the elements correspond	Realtek's proposed structures, acts, or materials to which the elements correspond
4 5 6 7 8 9 10 11 12 13 14	transfer state 206 " (see fig. 5; col. 7, ln 29); " branch 207 " (see fig. 5; col. 7, ln 50); " retransmit state 208 " (see fig. 5; col. 7, ln 51); " branch 209 " (see fig. 5; col. 7, ln 55); " flush state 210 " (see fig. 5; col. 7, ln 57); " branch 211 " (see fig. 5; col. 7, ln 62); " transfer complete state 212 " (see fig. 5; col. 7, ln 62-63); and " resources 830 " (see fig. 8; col. 13, ln. 48); <u>see also</u> elements 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 165, 167, 168, 169, 170, 171, 172, and 173 (fig. 6); ASIC 814, filters and processing resources 830, upload engine 825 (fig. 8).			
15 16 17 18 19 20 21 22 23 24 25 26 27 28	"second logic coupled with the buffer, and responsive to the packet filter to read and process data in the identified packets from the buffer, and to produce a data value dependent on contents of the packet prior to transfer of the identified packets to the second port by the first logic" found in claim numbers: '884 patent: 1	3Com asserts that "logic" is a term of art that means "Circuitry and/or programming" rather than a term of claim drafting that invokes 35 U.S.C. § 112 ¶ 6. <u>See "transmit logic, responsive to the means . . ."</u> <u>supra</u> for DICTIONARY/TREATISE DEFINITIONS and EXTRINSIC EVIDENCE supporting 3Com's construction of "logic." The use of the word "means" in claim drafting creates a presumption that § 112 ¶ 6 governs, while the absence of the word "means" in a particular claim element creates a presumption that § 112 ¶ 6 is inapplicable. To the extent that the Court finds this element to be governed by 35 U.S.C. §	This claim element should be governed by 35 U.S.C. § 112 ¶ 6. The corresponding structure disclosed in the '884 patent consists of " embedded processor 14 " (fig. 1, col. 4:14-15), " embedded processor 118 " (fig. 2, col. 5:8), " processor 220 " (fig. 3, col. 6:36), and " ARM7 embedded processor subsystem " (col. 5:14-21). <u>See also</u> Cols. 1:61-2:16; 3:47-56; 4:28-36; 5:8-21; 6:34-37; 6:58-7:11; 9:1-26; 10:11-43. In the alternative, in the event this phrase is determined not to be governed by 35 U.S.C. § 112 ¶ 6, D-Link believes the term "second logic" should be construed to mean "processing resources configured to perform specified binary tasks,"	Realtek does not dispute the applicability of 35 U.S.C. § 112 ¶ 6 to this claim element. However, Realtek identifies the following as the corresponding structure to the extent that the Court finds that 35 U.S.C. § 112 ¶ 6 governs this claim element. Fig. 1 – processor (slower) 14 Fig. 2 – processor (slower than data path) 118, including ARM 7 processor Fig. 3 – processor 220 Realtek reserves the right to rely on any statement made by any party under the Patent Local Rules.

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28	Claim element 3Com's proposed structures, acts, or materials to which the elements correspond	D-Link's proposed structures, acts, or materials to which the elements correspond	Realtek's proposed structures, acts, or materials to which the elements correspond
	112 ¶ 6, such "second logic" disclosed in the specification under 35 U.S.C. § 112 ¶ 6 includes, without limitation: hardware filtering logic 15 " (see fig. 1; col. 4, ln. 16); "embedded processor 14" (see fig. 1; col. 4, ln. 15-16); "line 18" (see fig. 1; col. 4, ln. 26); "embedded processor 118" (see fig. 2; col. 5, ln. 8); "pattern match modules, modules 203, 204, 205 and 206" (see fig. 3; col. 5, ln. 43); "packet classify unit 210" (see fig. 3; col. 5, ln. 44); "receive FIFO control logic 218" (see fig. 3; col. 6, ln. 29); "processor 220" (see fig. 3; col. 6, ln. 36); "block 300" (see fig. 4; col. 6, ln. 45); "block 301" (see fig. 4; col. 6, ln. 47-48); "block 302" (see fig. 4; col. 6, ln. 49); "block 303" (see fig. 4; col. 6, ln. 50); "block 304" (see fig. 4; col. 6, ln. 52); "block 305" (see fig. 4; col. 6, ln. 54); "block 306" (see fig. 4; col. 6, ln. 55); "block 400" (see fig. 5; col. 6, ln. 61); "block 41" (see col. 6, ln. 63); "block 401" (see fig. 5); "block 402" (see fig. 5; col. 6, ln. 64); "block 403" (see fig. 5; col. 7, ln. 2); "block 404" (see fig. 5; col. 7, ln. 5); "block 405" (see fig. 5; col. 7, ln. 7); "block 406" (see fig. 5; col. 7, ln. 8); "ARM7 processor" (col. 9, ln. 23); and "general purpose processor module" (see col. 11, ln. 29).	where the processing resources operate at speeds slower than the speed of the incoming packet stream." <u>INTRINSIC EVIDENCE:</u> '884 patent col. 1:47-58 ("Relatively powerful processors by today's standards are required to keep up with fast networks, such as 100 Megabit per second or Gigabit per second Ethernet. However, such powerful processors add significant cost to the network interface cards. This imbalance in the cost of processing power and network speed is likely to continue to arise in a variety of settings as technology advances on both fronts. Accordingly, it is desirable to provide a network interface capable of handling certain specialized packets, without incurring the increased costs associated with powerful on chip, or on-board, processors."); '884 patent col. 1:61-2:16 ("The present invention provides a network interface card, or an interface to other types of communication channels, with limited intelligence, implemented using a relatively slower, and lower cost embedded processor, supported by dedicated hardware logic for the purposes of intercepting certain packets being received via the network. ... Because the processor is only required to handle packets identified by the	

1 2 3	4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28	<i>Claim element</i>	<i>3Com's proposed structures, acts, or materials to which the elements correspond</i>	<i>D-Link's proposed structures, acts, or materials to which the elements correspond</i>	<i>Realtek's proposed structures, acts, or materials to which the elements correspond</i>
			<p>memory 103, in order to process identified packets in the receive path. In one embodiment, the processor 118 comprises a RISC processor operating with a processor clock of 25 MHz, such as for example an ARM7 embedded processor subsystem commercially available from ARM Ltd., of Cambridge, England. The effective instruction execution rate of the processor in this example is less than 25 MHz, because of the limitations imposed by the speed of the on-board memory 103.");</p> <p>'884 patent col. 6:34-37 ("When a packet reaches the top of the receive FIFO 201, the receive FIFO control logic 218 generates an interrupt on line 219 to the processor 220. The processor accesses the packet from the receive FIFO 201 for processing.");</p> <p>'884 patent col. 6:58-7:11, Fig. 5 (describing "the handling of the packet by the processor");</p> <p>'884 patent col. 9:1-26 (describing implementation with "ARM7 processor");</p> <p>'884 patent col. 10:11-43 (same);</p> <p>'884 patent col. 10:53-58 ("The invention is also applicable to other environments, including environments ... in which a communication channel is supplying data packets at a high-speed relative to the processing power used for handling selected packets in the channel.").</p>	

1 2 3	4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28
<i>Claim element</i>	<i>3Com's proposed structures, acts, or materials to which the elements correspond</i>	<i>D-Link's proposed structures, acts, or materials to which the elements correspond</i>	<i>Realtek's proposed structures, acts, or materials to which the elements correspond</i>
		<p><u>EXTRINSIC EVIDENCE:</u> Testimony of Dr. Doshi which will be based upon the intrinsic and extrinsic evidence cited above, as well as his knowledge of the usage of the term in the relevant art at the time the patent was filed. Dr. Doshi may also comment on the applicability of evidence cited by 3Com in support of its construction for this term.</p> <p>Transcript of February 1, 2006 Deposition Patricia C. Cross at 20:13-46:18; 60:22-61:13; 65:4-65:24; 115:7-13; Ex. 1, pp. 3COM0097931-938; Ex. 3, pp. 3COM016497-498, 500, 504-506; Ex. 4, pp. 3COM0079064-068, 112-120.</p> <p>D-Link reserves the right to rely on any testimony or exhibit therein made or introduced during the course of any deposition.</p> <p>D-Link reserves the right to cite to any evidence cited by any party and to rely on any position taken by the parties under the Patent Local Rules.</p>	
“means for comparing the counter to the threshold value in the alterable storage location and generating an indication signal to the host processor	3Com agrees that 35 U.S.C. § 112 ¶ 6 governs “ means for comparing ” but does not govern the additional limitation of “generating.” To the extent the Court finds § 112 ¶ 6 applicable to “generating,” each of the following structures, acts or materials, without	.	Realtek contends that 35 U.S.C. § 112 ¶ 6 governs both “means for comparing . . .” and “means for . . . generating an indication signal . . .” and identifies the corresponding structures, acts, or materials as follows:

1	<i>Claim element</i>	<i>3Com's proposed structures, acts, or materials to which the elements correspond</i>	<i>D-Link's proposed structures, acts, or materials to which the elements correspond</i>	<i>Realtek's proposed structures, acts, or materials to which the elements correspond</i>
4	responsive to a comparison of the counter and the alterable storage location” found in claim numbers: ‘459 patent: 1	limitation, which correspond to “means for comparing” are also enabling with respect to the generation of an indication signal to a host processor: “ comparator 213 ” outputs data to “ RCV COMPLETE control block 210 ” (see fig. 14, col. 31, ln. 41), which generates an indication signal (see col 31, ln. 41-49); “ EARLY INDICATION LATCH block 512 ” (see col. 38, ln. 51-55); “ early xmit complete block ” (see col. 39, ln 57); and “ AND gate 616 ” (see fig. 31; col. 40, ln. 46); <u>see also</u> receive threshold logic (figs. 12a-18); transfer threshold logic (figs. 19-23); download transmit threshold logic (figs. 24-28); transmit threshold logic (figs. 29-34).		Figs. 12a-18 – receive threshold logic Figs. 19-23 – transfer threshold logic Figs 24-28 – download transmit threshold logic Figs. 29-34 – transmit threshold logic Realtek reserves the right to rely on any statement made by any party under the Patent Local Rules.
17	“means, coupled with the buffer memory and including a host system alterable threshold store for storing a threshold value, for monitoring the transferring of data of a frame to the buffer memory to make a threshold determination of an amount of data of the frame transferred to the buffer memory” found in claim	3Com contends that the means for monitoring the transferring of data is governed by 35 U.S.C. § 112 ¶ 6, but contends that the buffer memory and host system alterable threshold store for storing a value to which those means are coupled are not elements governed by 35 U.S.C. § 112 ¶ 6. The “means . . . for monitoring” disclosed in the specification under 35 U.S.C. § 112 ¶ 6 includes, without limitation: “ threshold logic 36 ” (see fig. 2; col. 4, ln. 30-31, 40-41); “ early transmit logic 6A ” (see fig. 1; col. 4, ln. 11); “ download DMA logic		Realtek contends that 35 U.S.C. § 112 ¶ 6 governs this claim element and identifies the corresponding structures, acts, or materials as follows: Fig. 2 – threshold logic 36, threshold store 43 Fig. 3 – RAM 15 Fig. 5 – transmit descriptor and download DMA logic 107 Fig. 11 – counter 300, AND Gate 301, delay circuit 302, adder 304, and D-type flip-flops 305, 206 Fig. 12 – start threshold register 320, download

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16	Claim element numbers: '872 patent: 10	3Com's proposed structures, acts, or materials to which the elements correspond 58 " (see figs. 4, 4A; col. 23, ln. 22); " 11 bit counter 300 " (see fig. 11; col. 23, ln. 30); and " download bytesResidentValue " (see fig. 11; col. 24, ln. 9); <u>see also</u> threshold store 43 (fig. 2); network interface processor 14, RAM 15 (fig. 3); transmit descriptor and download DMA logic 107 (fig. 5); elements 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 320, 321, 322, 323 (figs. 11 and 12); elements 330, 331, and 332 (fig. 13); elements 335, 336, and 337 (fig. 14); elements 340, 341, and 342 (fig. 15); elements 350, 351, 352, 353, 354, 355, 356, 357 (fig. 16); elements 370, 371, 372, and 373 (fig. 17).	D-Link's proposed structures, acts, or materials to which the elements correspond	Realtek's proposed structures, acts, or materials to which the elements correspond
				compare clock 321, and immediate data comparator 322 Fig. 13 – threshold registers 330, 331, and threshold valid register 332 Fig. 14 – threshold value state diagram elements 335-37 Fig. 15 – comparator 340, AND gate 341, comparator 342 Fig. 16 – counter 350, comparators 351-353, MUX 354, and gate 355, comparator 357 Realtek reserves the right to rely on any statement made by any party under the Patent Local Rules.

17 II. PATENT L.R. 4-3(c): TIME FOR CLAIM CONSTRUCTION HEARING

18 The parties believe that one day will be sufficient for the Claim Construction
19 Hearing.

21 III. PATENT L.R. 4-3(d): WITNESSES AT CLAIM CONSTRUCTION HEARING

22 Pursuant to Patent L.R. 4-3(d), Standing Order 3.2, and the February 14, 2006
23 teleconference with the Court, the parties understand that the Court will not receive live testimony
24 and/or expert declarations in connection with the briefing and/or hearing on claim construction.
25 However, the parties reserve their rights to provide expert testimonies and expert declarations
26 relevant to claim constructions in later proceedings with the Court or other courts.
27

1 **IV. PATENT L.R. 4-3(e): OTHER ISSUES FOR PRE-CLAIM CONSTRUCTION**
2 **HEARING CONFERENCE**

3 The parties have not identified any other issues which might appropriately be taken
4 up at a prehearing conference prior to the Claim Construction Hearing.

5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

1 Dated: March 31, 2006

Respectfully Submitted,

2 SIMPSON THACHER & BARTLETT LLP

3 By: /s/ Henry B. Gutman

Henry B. Gutman (admitted *pro hac vice*)

4
5 Dated: March 31, 2006

Attorneys for Plaintiff/Counterdefendant
3Com Corporation

6 Respectfully Submitted,

7 AKIN GUMP STRAUSS HAUER & FELD LLP

8 By: /s/ Elizabeth H. Rader

Elizabeth H. Rader (CSB No. 184963)

9
10 Dated: March 31, 2006

Attorneys for Defendant/Counterplaintiff
Realtek Semiconductor Corp.

11 Respectfully Submitted,

12 FISH & RICHARDSON P.C.

13 By: /s/ David M. Barkan

David M. Barkan

14
15 Dated: March 31, 2006

Attorneys for Defendant/Counterplaintiff
D-Link Systems, Inc. (Case No. Cv-05-00098-
VRW)

16 Pursuant to General Order No. 45, Section X(B) regarding signatures, I attest under penalty
17 of perjury that concurrence in the filing of this document has been obtained from Elizabeth H. Rader and
18 David M. Barkan.

19 Dated: March 31, 2006

SIMPSON THACHER & BARTLETT LLP

20 By: /s/ Henry B. Gutman

Henry B. Gutman (admitted *pro hac vice*)

21
22 Dated: March 31, 2006

Attorneys for Plaintiff/Counterdefendant
3Com Corporation

23
24 Dated: March 31, 2006

25
26 Dated: March 31, 2006

27
28 Dated: March 31, 2006